Thermal nodes Input1 2 o-- ---O Input2 3 o O Junction Temp o

Size: px
Start display at page:

Download "Thermal nodes Input1 2 o-- ---O Input2 3 o O Junction Temp o"

Transcription

1 CMOS NAND Gate with Juctio temperature moscadt CMOS NAND Gate with Juctio temperature Vdd 1 o * * Thermal odes Iput1 o-----o Iput 3 o o Juctio Temp o *--o 4 Output / \ / \ ---+ o Thermal Ref o GND 5 Authors: Toy Mulder, Travis Letz

2 Descriptio: This elemet implemets a geeric CMOS NAND gate ad calculates juctio temperature. Form: moscadt: <istace ame> <parameter list> istace ame is the model ame 1 is the NAND elemet Vdd ode, is the NAND elemet iput 1 ode, 3 is the NAND elemet iput ode, 4 is the NAND elemet output ode, 5 is the NAND elemet Groud ode, 6 is the NAND elemet Juctio temperature ode, is the NAND elemet Thermal Referece ode. 7 Parameters: Parameter Type Default value Required? vt: NMOS threshold DOUBLE 1 o voltage V) vtp: PMOS threshold DOUBLE -1 o voltage V) u: effective mobility of DOUBLE 500 o electros i NMOS cm^)/v-sec) up: effective mobility of DOUBLE 00 o holes i PMOS cm^)/vsec) e: permittivity of gate DOUBLE e-14 o isulator i NMOS F/cm) ep: permittivity of gate DOUBLE e-14 o isulator i PMOS F/cm) tox: thickess of gate DOUBLE e-6 o isulator cm) w: chael width of DOUBLE 50e-6 o NMOS cm) l: chael legth of DOUBLE e-6 o NMOS cm) wp: chael width of DOUBLE 100e-6 o PMOS cm) lp: chael legth of DOUBLE e-6 o PMOS cm) td: respose delay time sec) DOUBLE 0 o

3 thermal: thermal elemet BOOLEAN False o flag tom: omial temperature DOUBLE 300 o K) zt: thermal impedace DOUBLE 310 o summatio K/W) c1: PMOS GS capacitace DOUBLE 1e-1 o F) c: NMOS GS capacitace DOUBLE 1e-1 o F) c3: output GS Miller) DOUBLE 1e-1 o capacitace F) c4: parasitic diode DOUBLE 1e-1 o capacitace from output to Vdd F) C5: parasitic diode DOUBLE 1e-1 o capacitace from output to Groud F) freq: operatig frequecy DOUBLE 1e6 o Hz) lk: leakage curret A) DOUBLE 8e-6 o Example: moscadt:ad "tref"

4 Model Documetatio: Start o a ew page, Iclude Eglish ad make sure fot sizes are cosistet. Use figures if ecessary. Please avoid usig scaed image.) MOSFET cutoff curret I, for V gs < V t : I = 0 MOSFET curret factor β: β = μ * * W / L) C ox MOSFET liear curret I, for V gs V t > V > 0: I = β * V V V / )) * V gs t MOSFET saturatio curret I, for V > V gs - V t > 0: I = β / ) * V V ) gs t Power dissipatio P D : P = V * I ) + V * I ) + * freq * C * V ) D sd, pmos sd, pmos, mos, mos dd + Juctio temperature T j : T = T + P * θ ) j ambiet D ja Refereces: 1. Maze M Kharbutli. freeda elemet moscad. DEFAULT_ADDRESS"elemets/Moscad.h.html" Sample Netlist: * DC thermal CMOS NAND Test * DC sweep iput voltage from 0 to 5V.dc sweep="vsource:vi" start=0 stop=5 step=0.1.optios iitmp=300.ref "tref".ref 0 vsource:vdd 1 0 vdc=5 vsource:vi 0 vsource:vdd 3 0 vdc=5 moscadt:ad "tref" thermal=1 res:r 4 0 r= ***thermal circuit res:r r=6e3 leakage

5 vsource:t "tref" vdc=iitmp cap:c c=1e-1.out plot term 4 vt i "ad_voltage.out".out plot elemet "moscadt:ad" 4 ut i "ad_temperature.out".out plot elemet "moscadt:ad" 0 it i "ad_curret.out".ed Validatio: This thermal CMOS NAND model ad thermal juctio temperature calculatio to the existig electrical CMOS NAND model moscad). Simulatios were performed usig the existig moscad model i a etlist with a DC sweep from 0 to 5 Volts at the oe iput termial. The secod iput termial was coected to a DC voltage source of 5V. The resultig output voltage ad curret was recorded. The thermal CMOS NAND model moscadt) was validated by makig a ew etlist with the moscadt model. The resultig moscadt voltage output ad curret output was compared to those of the origial moscad model ad idetical electrical results were obtaied. The resultig moscadt juctio temperature data was empirically verified by correlatig juctio temperature data poits with maually calculated results. The origial moscad model uses a default parameter of wp = 50e-6 cm chael width of PMOS). If this default parameter is used a erroeous elemet curret output results. The moscadt model uses a default parameter of wp = 100e-6 cm, resultig i a expected elemet curret output. Kow Bugs: Noe. Credits: Name Affiliatio Date Liks Travis Letz NC State Uiversity April 005 tletz@hotmail.com Toy Mulder NC State Uiversity April 005 mulder_la@yahoo.com

Lecture 29: Diode connected devices, mirrors, cascode connections. Context

Lecture 29: Diode connected devices, mirrors, cascode connections. Context Lecture 9: Diode coected devices, mirrors, cascode coectios Prof J. S. Smith Cotext Today we will be lookig at more sigle trasistor active circuits ad example problems, ad the startig multi-stage amplifiers

More information

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET) EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:

More information

Summary of pn-junction (Lec )

Summary of pn-junction (Lec ) Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig

More information

ELEC 350 Electronics I Fall 2014

ELEC 350 Electronics I Fall 2014 ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio

More information

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT

More information

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models. hites, EE 320 ecture 28 Page 1 of 7 ecture 28: MOSFET as a Amplifier. Small-Sigal Equivalet Circuit Models. As with the BJT, we ca use MOSFETs as AC small-sigal amplifiers. A example is the so-called coceptual

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode

More information

ICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997

ICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997 August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,

More information

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization Natural ad Egieerig Scieces 44 olume 1, No. 2, 44-52, 2016 A 5th order video bad elliptic filter topology usig OTA based Fleischer Tow Biquad with MOS-C ealiatio Ahmet Gökçe 1*, Uğur Çam 2 1 Faculty of

More information

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013 Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types

More information

Lab 2: Common Source Amplifier.

Lab 2: Common Source Amplifier. epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive

More information

AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY

AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified

More information

HEXFET MOSFET TECHNOLOGY

HEXFET MOSFET TECHNOLOGY PD - 91555A POWER MOSFET SURFACE MOUNT (SMD-1) IRFNG40 1000V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID IRFNG40 3.5Ω 3.9A HEXFET MOSFET techology is the key to Iteratioal

More information

HIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER. 10 Pieces (Min. Order) 1 Piece (Min. Order) US $ Piece. Shenzhen Top Source Tec

HIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER. 10 Pieces (Min. Order) 1 Piece (Min. Order) US $ Piece. Shenzhen Top Source Tec HIGH PERFORMANCE OFF-LINE SMPS POWER CONVERTER dip-8 _ sop 7 2018/2/14 _ 5:53 sop 7 dip-8 FEATURES Itegrated 700V Power Trasistor Dip-7, Dip-7 Suppliers ad Maufacturers at Alibaba.com Output Power 12W

More information

AME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY

AME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified

More information

HEXFET MOSFET TECHNOLOGY

HEXFET MOSFET TECHNOLOGY PD - 91290C POWER MOSFET THRU-HOLE (TO-257AA) IRFY340C,IRFY340CM 400V, N-CHANNEL HEXFET MOSFET TECHNOLOGY Product Summary Part Number RDS(o) ID Eyelets IRFY340C 0.55 Ω 8.7A Ceramic IRFY340CM 0.55 Ω 8.7A

More information

RAD-Hard HEXFET SURFACE MOUNT (LCC-28)

RAD-Hard HEXFET SURFACE MOUNT (LCC-28) IRHQ567 RADIATION HARDENED V, Combiatio 2N-2P-CHANNEL POWER MOSFET RAD-Hard HEXFET SURFACE MOUNT (LCC-28) 5 PD-9457D TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID CHANNEL IRHQ567 K Rads

More information

CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES

CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage

More information

DARLINGTON POWER TRANSISTORS NPN

DARLINGTON POWER TRANSISTORS NPN TO-5 TO-5 - Google 08//9 : TO-5 DARLINGTON POWER TRANSISTORS NPN Silico DESCRIPTION The STCompoet is a NPN silico epitaxial trasistor. It is maufactured i moolithic Darligto cofiguratio. The resultig trasistor

More information

Lecture 29: MOSFET Small-Signal Amplifier Examples.

Lecture 29: MOSFET Small-Signal Amplifier Examples. Whites, EE 30 Lecture 9 Page 1 of 8 Lecture 9: MOSFET Small-Sigal Amplifier Examples. We will illustrate the aalysis of small-sigal MOSFET amplifiers through two examples i this lecture. Example N9.1 (text

More information

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang

More information

Microelectronics Circuit Analysis and Design

Microelectronics Circuit Analysis and Design Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation

More information

MOS TRANSISTOR THEORY

MOS TRANSISTOR THEORY MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

Controls and Options D2, Session 1: Controls and Options 08/30/2000 Star-Hspice Basic Training 2000

Controls and Options D2, Session 1: Controls and Options 08/30/2000 Star-Hspice Basic Training 2000 Cotrols ad Optios Geeral Output Format Speed Aalysis Model Simulatio Cotrols Covergece D2, Sessio 1: Cotrols ad Optios Star-Hspice Basic Traiig 2000 1 Cotrols ad Optios What optios do YOU use? Do you kow

More information

IRHF57230SE. Absolute Maximum Ratings

IRHF57230SE. Absolute Maximum Ratings PD-93857C RADIATION HARDENED POWER MOSFET THRU-HOLE ( TO-39) Product Summary Part Number Radiatio Level RDS(o) ID QPL Part Number IRHF57230SE K Rads (Si) 0.24Ω 6.7A JANSR2N7498T2 IRHF57230SE JANSR2N7498T2

More information

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

RAD-Hard HEXFET TECHNOLOGY. n Single Event Effect (SEE) Hardened n n n n n n n n

RAD-Hard HEXFET TECHNOLOGY. n Single Event Effect (SEE) Hardened n n n n n n n n PD - 90882F RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-39) IRHF930 JANSR2N7389 0V, P-CHANNEL REF: MIL-PRF-9500/630 RAD-Hard HEXFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID QPL

More information

LINEAR-PHASE FIR FILTERS: THE WINDOWING METHOD

LINEAR-PHASE FIR FILTERS: THE WINDOWING METHOD LINEAR-PHASE FIR FILTERS: THE WINDOWING ETHOD Prof. Siripog Potisuk FIR Filter Characteristics Completely specified by iput-output relatio: y[ ] b k0 x[ k] b k = filter coefficiets ad +1 = filter legth

More information

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Copyright The McGraw-HillCompaies, Ic. Permissio required for reproductio or display. Computig Layers Chapter 3 Digital Logic Structures Problems Algorithms Laguage Istructio Set Architecture Microarchitecture

More information

Features. +Vout. +Vin. AHF28XX/CH (or Other) DC/DC Converter. Input Return. +Vout AHF28XX/CH (or Other) DC/DC Converter Output Return.

Features. +Vout. +Vin. AHF28XX/CH (or Other) DC/DC Converter. Input Return. +Vout AHF28XX/CH (or Other) DC/DC Converter Output Return. PD-94587A AMH461 SERIES EMI FILTER HYBRID / HIGH RELIABILITY Descriptio The AMH Series EMI filter has bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified

More information

Model Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting

Model Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting FXY Series DIN W7 6mm Of er/timer With Idicatio Oly Features ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) method or o-voltage iput (NPN) method Iput mode: Up, Dow, Dow Dot for Decimal Poit

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder Specific o-resistace R o as a fuctio of breakdow voltage V B Majority-carrier device: AARR #$ = kk μμ $

More information

IRHM7450 JANSR2N V, N-CHANNEL REF: MIL-PRF-19500/603 RAD-Hard HEXFET TECHNOLOGY RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-254AA)

IRHM7450 JANSR2N V, N-CHANNEL REF: MIL-PRF-19500/603 RAD-Hard HEXFET TECHNOLOGY RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-254AA) PD - 90673B RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-254AA) IRHM7450 JANSR2N7270 500V, N-CHANNEL REF: MIL-PRF-19500/603 RAD-Hard HEXFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o)

More information

PROJECT #2 GENERIC ROBOT SIMULATOR

PROJECT #2 GENERIC ROBOT SIMULATOR Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada

More information

Microelectronics, BSc course

Microelectronics, BSc course Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

RAD Hard HEXFET TECHNOLOGY

RAD Hard HEXFET TECHNOLOGY PD-9889E RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-254AA) IRHM915 JANSR2N7422 V, P-CHANNEL REF: MIL-PRF-195/662 RAD Hard HEXFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID QPL Part

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

X-Bar and S-Squared Charts

X-Bar and S-Squared Charts STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates

More information

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my

More information

WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI

WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse

More information

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often

More information

Adiabatic Array Logic Design of 4x1 MUX and 8x1 MUX without Redundancy

Adiabatic Array Logic Design of 4x1 MUX and 8x1 MUX without Redundancy Adiabatic Array Logic Desig of 4x1 MUX ad 8x1 MUX without Redudacy Shivagii 1, Yamii Verma 1, Ashwai Kumar PG Studet [VLSI Desig], Dept. of ECE, IGDTUW, Kashmere Gate, New Delhi, Idia 1 Professor, Dept.

More information

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty

More information

IRHE9130 JANSR2N7389U 100V, P-CHANNEL REF: MIL-PRF-19500/630 RAD-Hard HEXFET MOSFET TECHNOLOGY RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-18)

IRHE9130 JANSR2N7389U 100V, P-CHANNEL REF: MIL-PRF-19500/630 RAD-Hard HEXFET MOSFET TECHNOLOGY RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-18) PD-9088D RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-8) IRHE930 JANSR2N7389U 00V, P-CHANNEL REF: MIL-PRF-9500/630 RAD-Hard HEXFET MOSFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o)

More information

Building Blocks of Integrated-Circuit Amplifiers

Building Blocks of Integrated-Circuit Amplifiers Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-

More information

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.

More information

RAD-Hard HEXFET TECHNOLOGY. n n n n n n n n

RAD-Hard HEXFET TECHNOLOGY. n n n n n n n n PD - 9274D RADIATION HARDENED POWER MOSFET THRU-HOLE (TO-257AA) JANSR2N738 V, N-CHANNEL REF: MIL-PRF-95/64 RAD-Hard HEXFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID QPL Part Number

More information

Indicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer

Indicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide

More information

REF: MIL-PRF-19500/662 RAD Hard HEXFET TECHNOLOGY

REF: MIL-PRF-19500/662 RAD Hard HEXFET TECHNOLOGY PD-913E RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SMD-1) IRHN925 JANSR2N7423U 2V, P-CHANNEL REF: MIL-PRF-195/662 RAD Hard HEXFET TECHNOLOGY Product Summary Part Number Radiatio Level RDS(o) ID QPL

More information

By: Pinank Shah. Date : 03/22/2006

By: Pinank Shah. Date : 03/22/2006 By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai

More information

E X P E R I M E N T 13

E X P E R I M E N T 13 E X P E R I M E N T 13 Stadig Waves o a Strig Produced by the Physics Staff at Colli College Copyright Colli College Physics Departmet. All Rights Reserved. Uiversity Physics, Exp 13: Stadig Waves o a

More information

8. Combinational MOS Logic Circuits

8. Combinational MOS Logic Circuits 8. Combinational MOS Introduction Combinational logic circuits, or gates, witch perform Boolean operations on multiple input variables and determine the output as Boolean functions of the inputs, are the

More information

High-Order CCII-Based Mixed-Mode Universal Filter

High-Order CCII-Based Mixed-Mode Universal Filter High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper

More information

Applying MOSFETs in Amplifier Design. Microelectronic Circuits, 7 th Edition Sedra/Smith Copyright 2010 by Oxford University Press, Inc.

Applying MOSFETs in Amplifier Design. Microelectronic Circuits, 7 th Edition Sedra/Smith Copyright 2010 by Oxford University Press, Inc. Applyig MOSFETs i Aplifier esig Microelectroic Circuits, 7 th Editio Sedra/Sith Copyright 010 by Oxford Uiersity Press, Ic. oltage Trasfer Characteristics (TC) i 1 k ( GS t ) S i R Microelectroic Circuits,

More information

ECEN325: Electronics Summer 2018

ECEN325: Electronics Summer 2018 ECEN325: Electronics Summer 2018 Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Reading H5 due today Exam 2 on

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE.

GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE. Acoustics Wavelegth ad speed of soud Speed of Soud i Air GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE. Geerate stadig waves i Kudt s tube with both eds closed off. Measure the fudametal frequecy

More information

4.5 Biasing in MOS Amplifier Circuits

4.5 Biasing in MOS Amplifier Circuits 4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating

More information

HB860H 2-phase Hybrid Servo Drive

HB860H 2-phase Hybrid Servo Drive HB860H 2-phase Hybrid Servo Drive 20-70VAC or 30-100VDC, 8.2A Peak No Tuig, Nulls loss of Sychroizatio Closed-loop, elimiates loss of sychroizatio Broader operatig rage higher torque ad higher speed Reduced

More information

ECE315 / ECE515 Lecture 9 Date:

ECE315 / ECE515 Lecture 9 Date: Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three

More information

Effective Placement of Surge Arrester During Lightning

Effective Placement of Surge Arrester During Lightning Effective Placemet of Surge Arrester Durig Lightig 1 G. Radhika, 2 Dr.M.Suryakalavathi ad 3 G.Soujaya 1 Sr. Assistat Professor, VNR VJIET, radlalitha.g@gmail.com 2 HOD-EEE, JNTUiversity, muagala12@yahoo.co.i

More information

Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1

Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1 LECTURE 190 CMOS TECHNOLOGY-COMPATIBLE DEVICES (READING: Text-Sec. 2.9) INTRODUCTION Objective The objective of this presentation is

More information

System Level Modeling of Smart Power Switches using SystemC-AMS for Digital Protection Concept Verification

System Level Modeling of Smart Power Switches using SystemC-AMS for Digital Protection Concept Verification System Level Modelig of Smart Power Switches usig SystemC-AMS for Digital Protectio Cocept Verificatio Has-Peter Kreuter, Vladimír Košel Michael Glavaovics KAI Kompetezzetrum Automobil ud Idustrie Elektroik

More information

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture

More information

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES 26.1 26.2 Learning Outcomes Spiral 26 Semiconductor Material MOS Theory I underst why a diode conducts current under forward bias but does not under reverse bias I underst the three modes of operation

More information

Components. Magnetics. Capacitors. Power semiconductors. Core and copper losses Core materials

Components. Magnetics. Capacitors. Power semiconductors. Core and copper losses Core materials Compoets Magetics Core ad copper losses Core materials Capacitors Equivalet series resistace ad iductace Capacitor types Power semicoductors Diodes MOSFETs IGBTs Power Electroics Laboratory Uiversity of

More information

Introduction to Statistical Simulation

Introduction to Statistical Simulation Itroductio to Statistical Simulatio Aalyze yield by observig the effects of Elemet parameter variatio Model parameter variatio.measure.alter Statistical Methods Simple Sweeps Worst Case Mote Carlo 1 MEASURE.MEASURE

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

ECE/CoE 0132: FETs and Gates

ECE/CoE 0132: FETs and Gates ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will

More information

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models

More information

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all

More information

LIQUIDS AND GAS FLOW REGULATORS. Design Features. n n n n. Regulator Systems. Normally closed (NC) when de-energized.

LIQUIDS AND GAS FLOW REGULATORS. Design Features. n n n n. Regulator Systems. Normally closed (NC) when de-energized. LIQUIDS AND GAS FLOW REGULATORS Proportioatig Electromagetic Valves are desiged to respod to variable power iputs to proportioately regulate the flow of liquids ad gases. Proportioatig Electromagetic Valve

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

New MEGA POWER DUAL IGBT Module with Advanced 1200V CSTBT Chip

New MEGA POWER DUAL IGBT Module with Advanced 1200V CSTBT Chip New MEGA POWER DUAL IGBT Module with Advaced 1200V CSTBT Chip Juji Yamada*, Yoshiharu Yu*, Joh F. Dolo**, Eric R. Motto** * Power Device Divisio, Mitsubishi Electric Corporatio, Fukuoka, Japa ** Powerex

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND

More information

Chapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

Features. +Vout. +Vin. +Vout AMF28XX (or Other) DC/DC Converter Input Return. Output Return. +Vout AMF28XX (or Other) DC/DC Converter Input Return

Features. +Vout. +Vin. +Vout AMF28XX (or Other) DC/DC Converter Input Return. Output Return. +Vout AMF28XX (or Other) DC/DC Converter Input Return PD-5856A AFH461 SERIES EMI FILTER HYBRID / HIGH RELIABILITY Descriptio The AFH Series EMI filter has bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified

More information

Common-Source Amplifiers

Common-Source Amplifiers Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

More information

EEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis

EEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis EEC 216 Lecture #1: Ultra Low Voltage and Subthreshold Circuit Design Rajeevan Amirtharajah University of California, Davis Opportunities for Ultra Low Voltage Battery Operated and Mobile Systems Wireless

More information

10GBASE-T. length of precoding response, and PMA training

10GBASE-T. length of precoding response, and PMA training 1GBASE-T TxFE solutios, dpsnr vs legth of precodig respose, ad PMA traiig IEEE P82.3a Task Force Austi, May 18-2, 25 Gottfried Ugerboeck 1 Cotets Study of trasmit frot-ed solutios Simple : o digital filterig,

More information

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/2/2013

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/2/2013 Micrelectrics Circuit Aalysis ad Desig Dald A. Neae Chapter 3 The Field Effect Trasistr I this chapter, we will: Study ad uderstad the perati ad characteristics f the varius types f MOSFETs. Uderstad ad

More information

The MOSFET. D PMOS and a fourth (substrate) which we normally omit from figures We use enhancement mode devices Normally turned off

The MOSFET. D PMOS and a fourth (substrate) which we normally omit from figures We use enhancement mode devices Normally turned off The MOSFET Metal Oxide Silico Field Effect Trasistor Three termial device Source source of charge carriers (curret) rai sik for charge carriers (curret) Gate potetial (voltage) o gate cotrols curret flow

More information

Super J-MOS Low Power Loss Superjunction MOSFETs

Super J-MOS Low Power Loss Superjunction MOSFETs Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

ECE380 Digital Logic. Logic values as voltage levels

ECE380 Digital Logic. Logic values as voltage levels ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the

More information

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Chapter 6 DIFFERENT TYPES OF LOGIC GATES Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features

More information

Measurement of Equivalent Input Distortion AN 20

Measurement of Equivalent Input Distortion AN 20 Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

RISH CON - Hz FREQUENCY TRANSDUCER

RISH CON - Hz FREQUENCY TRANSDUCER RISH CON - Hz FREQUENC TRANSDUCER Data Sheet Trasducer for measurig Frequecy Hz www.rishabh.co.i Page of 5 Versio: D 04 / 0 / Applicatio : The Rish CON - Hz trasducer is used for frequecy measuremet. The

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

PSPICE tutorial: MOSFETs

PSPICE tutorial: MOSFETs PSPICE tutorial: MOSFETs In this tutorial, we will examine MOSFETs using a simple DC circuit and a CMOS inverter with DC sweep analysis. This tutorial is written with the assumption that you know how to

More information

HW#3 Solution. Dr. Parker. Spring 2014

HW#3 Solution. Dr. Parker. Spring 2014 HW#3 olution r. Parker pring 2014 Assume for the problems below that V dd = 1.8 V, V tp0 is -.7 V. and V tn0 is.7 V. V tpbodyeffect is -.9 V. and V tnbodyeffect is.9 V. Assume ß n (k n )= 219.4 W/L µ A(microamps)/V

More information

FEATURES 4:1 single-ended multiplexer Q nominal output impedance: 7Ω (V DDO

FEATURES 4:1 single-ended multiplexer Q nominal output impedance: 7Ω (V DDO ICS8304I GENERAL ESCRIPTION The ICS8304I is a low skew, 4:1, Sigle-eded ICS Multiplexer ad a member of the HiPerClockS HiPerClockS family of High Performace Clock Solutios from IT The ICS8304I has four

More information