A Novel Three Value Logic for Computing Purposes
|
|
- Anastasia Johnston
- 5 years ago
- Views:
Transcription
1 Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 A Novel Three Value Logic or Computig Purposes Ali Soltai ad Saeed Mohammadi Abstract The aim o this article is to suggest a ew threevalued logic amed SADEGH logic istead o the biary logic or desigig digital systems. The methodology employed i this logic ivolves usig three operators, ad - or explaiig the meaigs o correctess, icorrectess, ad udeied. By usig some deied relatios, systems could be desiged which have the advatages o icreasig addressig model, cotrol, precisio o samplig ad decreasig calculatig operatios i additio to beig compatible with the biary logic []. The results o this study suggest the possibility o applyig the SADEGH logic to desigig combiatioal ad sequetial circuits. Idex Terms Domiat operad, idetity operad, udeied operad, three-valued logic, SADEGH three-valued logic. I. INTRODUCTION Traditioally, logical calculi are bivalet. There are oly two possible truth values: true ad alse. The law o the excluded dle is oe o the oudatios o the classical two valued logic: a propositio P is either true or alse, there is o other choice. At the begiig o the year 92, the irst o-classic illogical calculatio became possible rom a third value. Later o, at the o the year 93s, logical three values were itroduced or the aalysis o partial-recursive predicates. I these logics, three values true (T udeied (U ad alse (F are preseted. Amog the studies doe about the three-value logic we ca reer to a article itroducig ot3, ext3, ad3, or3, imp3, equ3, xor3, les3, gre3, leq3, geq3 operators [2]. I aother article [3], the three-value logic is cosidered urther ad the sigle ad double iput operators are deied as the ollowig. TABLE I: DEFINED OPERANDS II. SADEGH THREE-VALUE LOGIC A. The Primitive Operators i This Logic Are Deied as the Followig Deiitio : The double-iput PG operator idicated by the symbol (+. I this operator,, ad - are deied as the domiated, idetity ad udeied operads respectively as preseted i Table II. +( - TABLE II: PG TABLE Deiitio 2: The double-iput PG operator idicated by the symbol I this operator,, ad - are deied as the udeied, domiated ad idetity operads respectively as preseted i Table III. (. - TABLE III: PG TABLE Deiitio 3: The double-iput PG- operator idicated by the symbol. (<>, I this operator,, ad - are deied as the idetity, udeied ad domiated operads respectively as preseted i Table IV. (<> - TABLE IV:PG- TABLE TABLE V: SG - To desig digital systems, a iterpolatio relatio is required or developmet. I the articles cited beore, it is ot possible to develop systems based o the three-value logic. Mauscript received November 4, 22; revised December 23, 22. The authors are with Alghadir ceter o higher educatio Zaja, Ira ( ali.s@roozbeh.ac.ir,saeedm@roozbeh.ac.ir. TABLE VI: SG - - * TABLE VII: SG * - - Similarly, we deied the sigle-iput operators as ollows: i the Tables V, VI, VII, VIII, IX, X, XI, XII, XIII, colum X is the iput that ca take the three values, ad - DOI:.7763/IJIEE.23.V
2 Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 ad secod colum shows the results ater the values o X have bee aected by the sigle-iput operators. TABLE VIII: SG - TABLE IX: SG TABLE X: SG - - TABLE XI: SG - - TABLE XII: SG - - TABLE XIII: SG B. The basic rules o the SADEGH logic. X is a variable that ca take the three values, ad -. The relatios o the PG operator: XX X I the PG operator, the operad - was itroduced as udeied. But sice the combiatio o this operad with the other two operads ad with itsel results i X, - loses its udeied quality. The relatios o the PG operator: XX X I the PG operator, the operad was itroduced as udeied. But sice the combiatio o this operad with the other two operads ad with itsel results i X, loses its udeied quality. The relatios o the PG- operator: X XX I the PG- operator, the operad was itroduced as udeied. But sice the combiatio o this operad with the other two operads ad with itsel results i X, loses its udeied quality. TABLE XIV: NUMBERS IN BASE-3 Base-3 Base III. NUMBER BASE CONVERSIONS A. Coversio rom Base-3 to Base-: Numbers, ad - are used i three-value systems ad they reer to oe, zero ad mius oe as mathematical quatities. To represet bigger or smaller umbers, we put the three umbers successively ollowig some speciied rules. I the three-value systems, each umber ca be writte as the ollowig i the three-value system [4]: X a 3 a 3 a 3 a 3 Here, each o the actors a, a,... a, a ca be, or -. I the SADEGH logic, each o the umbers, ad - is called a TET (Terary Digit. B. Coversio rom Base- to Base-3: We explai this by poit by a example: Thereore, the aswer is ( 6 = ( a 2 aa 3 = ( 3 The arithmetic process ca be maipulated more coveietly as ollows: First we divide -6 by 3. As the quotiet we write a umber the multiplicatio o which by the divisor produces a umber that is dieret rom the divided by less tha or more tha -; i.e. we take -2 as the quotiet. I the ext 387
3 Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 stage, -2 must be divided by 3. Agai, we write a umber as the quotiet so that the product o its multiplicatio by the divisor diers rom the divided by less tha or more tha -, that is -. We cotiue the process util the quotiet becomes, or -. Ater reachig this stage, we write the last quotiet ad the remaiders rom the ed to begiig to get the ial result. rows whose output is, we write the sub-relatio as preseted i the igure. IV. GETTING THE OUTPUT RELATION To desig a circuit or a block i digital systems, we eed to produce the output relatio accordig to the dieret iputs. We use a truth table to obtai such a output relatio ad the develop it i the orm a logical diagram [5]. I base-2 digital systems, there are two geeral methods o obtaiig the output relatio kow as the miterm ad term methods [6]. To clariy the way we obtai the output relatio i SADEGH logic, we irst oer a example o how the output relatio is produced i the biary logic ad the explai how the output relatio is obtaied i the SADEGH logic. We irst produce a relatio or oe o the two operad type or operad, or example we do as the ollowig: Fig.. Example o truth table or biary digital For each row, we obtai a sub-relatio. Sice is the idetity operad i the AND operator, we use this operator betwee the two operads A ad B, ad sice i the AND operator oly.=, we eed to chage each o the operad A ad B to. To do so the NOT operator is applied. Similarly, we obtai the sub-relatio or each o the outputs o ad the we put the sub-relatio to gather i the geeral relatio usig OR due to the act that is the domiat operad i the OR operator. Thus, i oe o the sub-relatios becomes, the output o the geeral relatio will be certaily. Otherwise, it will be equal to. F A B We ollow the same procedure i the SADEGH logic. This procedure cosists o the ollowig three major outputs each o which ca be used to obtai the output relatio: F F F mi A. the Method o Obtaiig F F * We explai this method by a example: i the F relatio, reers to the sub-relatio or the output o. Fig. 3 presets a radom-output truth table. For each o the Fig. 2. Radom-output truth table Sice is the idetity operad i the PG- operator, we use this operator betwee the operads A ad B ad sice i the PG- operator oly, we eed to chage each o the operads A ad B to. To chage ad - to, we use the sigle-iput operators SG ad SG respectively. For example, i row 7 o the truth table above, B must be chaged rom - to usig SG ad i row 6 A must be chaged rom to usig SG. To obtai, we eed to combie the sub-relatios by usig a operator i which is the domiat operad, that is operator PG. Thus, the relatio will be as ollow: A B It is ot suiciet to use oly to obtai the geeral relatio because is valid i output o but ot i the output o ad -. Thereore, we eed a dieret relatio such as or, ad sice we are applyig the relatio, we also eed to use. I this relatio, reer to the sub-relatio or the output o -. We write the sub-relatio or each o the rows whose output is -. Sice - is the idetity operad i the PG operator, we use this operator betwee the operads A ad B ad sice i the PG operator oly -. -= -, we eed to chage each o the operads A ad B to -. To chage ad to -, we use the sigle-iput operators SG ad SG respectively. To obtai, we eed to combie the sub-relatios by usig a operator i which - is the domiat operad, which is operator PG-. Thus, the relatio will be as ollow: A The geeral relatio obtaied will be as the ollowig: (( A B ( A B ( A B (( B A. B ( A. Accordig to this geeral relatio, we ca desig a circuit that is capable o developig the truth table preseted above. It is worth metioig that we could also use the ad mi relatios to obtai the geeral relatio. We explai 388
4 Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 each o them i the ollowig paragraphs. B. The Method o Obtaiig We irst eed to obtai as explaied above. I the A B relatio, reers to the sub-relatio or the output o. We obtai the or each o the rows whose output is. Sice is the idetity operad i the PG operator, we use this operator betwee the operads A ad B ad sice i the PG operator oly + =, we eed to chage each o the operads A ad B to. To chage ad - to, we use the sigle-iput operators SG ad SG respectively. To obtai, we eed to combie the sub-relatios by usig a operator i which is the domiat operad, that is operator PG. Thus, the relatio will be as ollow: A A B A The geeral relatio obtaied will be as the ollowig: (( A B ( A B ( A B (( A A B.( A A B C. The Method o Obtaiig mi To obtai mi we eed the ad relatios whose method o obtaiig were explaied beore. ( A A B.( A A B A Thus, the geeral relatio is: mi (( A A B.( A A B * (( A. B ( A. B D. A Example o Combiatioal Circuits Decoder circuits: These circuits covert the data orm base-3 to base-. D4 ( A B D 3 ( A D2 ( A B D D ( A B D D2 ( A B D3 ( A D4 ( A B B ( A B ( A B B V. THE ADVANTAGES OF DEVELOPING DIGITALIZE SYSTEM ON BASE-3 INSTEAD OF BASE-2 A. Ehacig Addressig Capability, Samplig Accuracy ad Cotrol I we use 8 bits or addressig i the biary logic, we ca 8 oly address 2 = 256 memory uits ollowig the ormula M = 2 i which is the umber o address lies ad M reers to the umber o the addressable uits [5]. However, usig the same umber o address lies i the SADEGH 8 logic, we ca address 3 = 656 memory uits ollowig the ormula M = 3 i which is the umber o the address lies ad m reers to the umber o the addressable uits. Similarly, due to the icrease i the umber o the sigal samplig quatum s i SADEGH, samplig accuracy is ehaced accordigly. As or the ehacemet o cotrol i SADEGH, it should be oted that three processes ca be cotrolled usig a tet, which i biary logic this is limited to two processes usig a bit. B. Represetig Negative Numbers I biary digital systems, to represet egative umbers we use a extra bit that is the result o usig the sig bit or complemetatio. I the SADEGH logic; however, due to the coverage o all the three regios o the positive, zero, ad egative umbers, there is o eed or extra bit. C. Compatibility with the Biary Digital Systems Duo to the complete coverage o Boolea algebra [5] i the SADEGH logic, we will also have the right output or each o the iput ad i the biary systems. Fig. 4. Compatibility with the biary digital systems Fig. 3. The decoder circuit truth table The relatios obtaied rom the above table are as the ollowig: D. Additio ad Subtractio Numbers The result o the additio or subtractio o two umbers o base- will be the same as the result o the additio or subtractio o the two umbers o base-3 i the SADEGH 389
5 Iteratioal Joural o Iormatio ad Electroics Egieerig, Vol. 3, No. 4, July 23 logic. The ollowig is a example: E. Subtractio o Numbers Usig Complemetatio For subtractig two umbers, we irst make a complemet o the subtrahed the add it to the miued. For complemetatio, we chage every to - ad every - to ad we leave the s uchaged. The ollowig example illustrates this: I biary digital systems, to make a complemet, we use a NOT operator plus a adder circuit [5]. The same actio i SADEGH logic is doe oly by usig oe sigle-iput SG operator. VI. CONCLUSIONS The SADEGH three-value logic ca be basis or desigig digital systems due to the kid o relatios amog the operads, complete coverage o the biary base, ad the applicatio o all the three regios o umbers (positive, zero ad egative. I this logic, it is also possible to obtai the right output or ay biary iput. This will make a SADEGH-based desiged system compatible with biary digital systems. O the other had, the smallest memory uit i the biary logic (bit ca take oly the two values or, while the smallest memory uit i the SADEGH logic (tet ca take the three values -,, or that makes it possible to ehace addressig, samplig accuracy, ad cotrol. Also, ewer gates will be required or addig ad subtractig umbers i the complemetatio method. Implicatios or urther studies Simpliyig output relatios usig simpliicatio ormula. Usig decimal umbers i the SADEGH logic to ehace accuracy. Desigig the iteral structure o the gates i the SADEGH logic. Developmet o sequetial circuits. REFERENCES [] M. M. Mao, Digital Desig, Pretice Hall, pp. 27-3, 22. [2] J. Bradt, A Three-Valued Logic or HOL Kaaaskis, Departmet o Computer Sciece. Germay, pp. 3-6, 28. [3] S. Hölldobler ad C. D. P. K. Ramli, Logic Programs uder Three- Valued Lukasiewicz Sematics, Iteratioal Ceter or Computatioal Logic, TU Dresde, 62 Dresde. Germay, pp. 2-4, 27. [4] R. D. Merrill, Terary logic i digital computers, pp. -3, 965. [5] M. M. Mao, Digital Desig, pretice hall, pp. 6-48,
Logarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationx y z HD(x, y) + HD(y, z) HD(x, z)
Massachusetts Istitute of Techology Departmet of Electrical Egieerig ad Computer Sciece 6.02 Solutios to Chapter 5 Updated: February 16, 2012 Please sed iformatio about errors or omissios to hari; questios
More informationELEC 204 Digital Systems Design
Fall 2013, Koç Uiversity ELEC 204 Digital Systems Desig Egi Erzi College of Egieerig Koç Uiversity,Istabul,Turkey eerzi@ku.edu.tr KU College of Egieerig Elec 204: Digital Systems Desig 1 Today: Datapaths
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationCP 405/EC 422 MODEL TEST PAPER - 1 PULSE & DIGITAL CIRCUITS. Time: Three Hours Maximum Marks: 100
PULSE & DIGITAL CIRCUITS Time: Three Hours Maximum Marks: 0 Aswer five questios, takig ANY TWO from Group A, ay two from Group B ad all from Group C. All parts of a questio (a, b, etc. ) should be aswered
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationPermutation Enumeration
RMT 2012 Power Roud Rubric February 18, 2012 Permutatio Eumeratio 1 (a List all permutatios of {1, 2, 3} (b Give a expressio for the umber of permutatios of {1, 2, 3,, } i terms of Compute the umber for
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationCHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER
CHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER 6.1 INTRODUCTION The digital FIR filters are commo compoets i may digital sigal processig (DSP) systems. There are various applicatios like high speed/low
More informationCh 9 Sequences, Series, and Probability
Ch 9 Sequeces, Series, ad Probability Have you ever bee to a casio ad played blackjack? It is the oly game i the casio that you ca wi based o the Law of large umbers. I the early 1990s a group of math
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationRoberto s Notes on Infinite Series Chapter 1: Series Section 2. Infinite series
Roberto s Notes o Ifiite Series Chapter : Series Sectio Ifiite series What you eed to ow already: What sequeces are. Basic termiology ad otatio for sequeces. What you ca lear here: What a ifiite series
More informationLeaky optical waveguide for high-power lasers and amplifiers
Leaky optical waveguide or high-power lasers ad ampliiers Vipul Rastogi *a, Deepak Agarwal a, V. Tripathi a, K. S. Chiag b a Departmet o Physics, Idia Istitute o Techology, Roorkee 47 667, INDIA; b Departmet
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationGrade 6 Math Review Unit 3(Chapter 1) Answer Key
Grade 6 Math Review Uit (Chapter 1) Aswer Key 1. A) A pottery makig class charges a registratio fee of $25.00. For each item of pottery you make you pay a additioal $5.00. Write a expressio to represet
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationReconfigurable architecture of RNS based high speed FIR filter
Idia Joural of Egieerig & Materials Scieces Vol. 21, April 214, pp. 233-24 Recofigurable architecture of RNS based high speed FIR filter J Britto Pari* & S P Joy Vasatha Rai Departmet of Electroics Egieerig,
More informationX-Bar and S-Squared Charts
STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationlecture notes September 2, Sequential Choice
18.310 lecture otes September 2, 2013 Sequetial Choice Lecturer: Michel Goemas 1 A game Cosider the followig game. I have 100 blak cards. I write dow 100 differet umbers o the cards; I ca choose ay umbers
More informationThe Detection of Abrupt Changes in Fatigue Data by Using Cumulative Sum (CUSUM) Method
Proceedigs of the th WSEAS Iteratioal Coferece o APPLIED ad THEORETICAL MECHANICS (MECHANICS '8) The Detectio of Abrupt Chages i Fatigue Data by Usig Cumulative Sum (CUSUM) Method Z. M. NOPIAH, M.N.BAHARIN,
More informationIntermediate Information Structures
Modified from Maria s lectures CPSC 335 Itermediate Iformatio Structures LECTURE 11 Compressio ad Huffma Codig Jo Roke Computer Sciece Uiversity of Calgary Caada Lecture Overview Codes ad Optimal Codes
More informationModulo 2 n +1 Arithmetic Units with Embedded Diminished-to-Normal Conversion
2011 14th Euromicro Coferece o Digital System Desig Modulo 2 +1 Arithmetic Uits with Embedded Dimiished-to-Normal Coversio Evagelos Vassalos, Dimitris Bakalis Electroics Laboratory, Dept. of Physics Uiversity
More informationUnit 5: Estimating with Confidence
Uit 5: Estimatig with Cofidece Sectio 8.2 The Practice of Statistics, 4 th editio For AP* STARNES, YATES, MOORE Uit 5 Estimatig with Cofidece 8.1 8.2 8.3 Cofidece Itervals: The Basics Estimatig a Populatio
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More informationBasic Symbols for Register Transfers. Symbol Description Examples
T-58 Basic Symbols for Register Trasfers TABLE 7- Basic Symbols for Register Trasfers Symbol Descriptio Examples Letters Deotes a register AR, R2, DR, IR (ad umerals) Paretheses Deotes a part of a register
More informationReducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ
Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity
More informationPOWERS OF 3RD ORDER MAGIC SQUARES
Fuzzy Sets, Rough Sets ad Multivalued Operatios ad Applicatios, Vol. 4, No. 1, (Jauary-Jue 01): 37 43 Iteratioal Sciece Press POWERS OF 3RD ORDER MAGIC SQUARES Sreerajii K.S. 1 ad V. Madhukar Mallayya
More informationDesign of Area and Speed Efficient Modulo 2 n -1 Multiplier for Cryptographic Applications
Iteratioal Joural of Sciece, Egieerig ad Techology Research (IJSETR) Desig of Area ad Speed Efficiet Modulo 2-1 Multiplier for Cryptographic Applicatios Abstract The ecryptio ad decryptio of PKC algorithms
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationHOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING
HOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING H. Chadsey U.S. Naval Observatory Washigto, D.C. 2392 Abstract May sources of error are possible whe GPS is used for time comparisos. Some of these mo
More informationChapter 3 Digital Logic Structures
Copyright The McGraw-HillCompaies, Ic. Permissio required for reproductio or display. Computig Layers Chapter 3 Digital Logic Structures Problems Algorithms Laguage Istructio Set Architecture Microarchitecture
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationA Math Learning Center publication adapted and arranged by. EUGENE MAIER and LARRY LINNEN
A Math Learig Ceter publicatio adapted ad arraged by EUGENE MAIER ad LARRY LINNEN ALGEBRA THROUGH VISUAL PATTERNS, VOLUME 1 A Math Learig Ceter Resource Copyright 2005, 2004 by The Math Learig Ceter, PO
More informationOn Parity based Divide and Conquer Recursive Functions
O Parity based Divide ad Coquer Recursive Fuctios Sug-Hyu Cha Abstract The parity based divide ad coquer recursio trees are itroduced where the sizes of the tree do ot grow mootoically as grows. These
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationSurvey of Low Power Techniques for ROMs
Survey of Low Power Techiques for ROMs Edwi de Agel Crystal Semicoductor Corporatio P.O Box 17847 Austi, TX 78744 Earl E. Swartzlader, Jr. Departmet of Electrical ad Computer Egieerig Uiversity of Texas
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM
Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationOutput. Function f. Characteristic Predictor. Predicted Output Characteristic. Checker. Output. Error
WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE? Subhasish Mitra ad Edward J. McCluskey Ceter for Reliable Computig Departmets of Electrical Egieerig ad Computer Sciece Staford Uiversity, Staford, Califoria
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationADITIONS TO THE METHOD OF ELECTRON BEAM ENERGY MEASUREMENT USING RESONANT ABSORPTION OF LASER LIGHT IN A MAGNETIC FIELD.
ADITIONS TO THE METHOD OF ELECTRON BEAM ENERGY MEASUREMENT USING RESONANT ABSORPTION OF LASER LIGHT IN A MAGNETIC FIELD. Melikia R.A. (YerPhI Yereva) 1. NEW CONDITION OF RESONANT ABSORPTION Below we ca
More informationDesign and Implementation of Vedic Algorithm using Reversible Logic Gates
www.ijecs.i Iteratioal Joural Of Egieerig Ad Computer Sciece ISSN: 2319-7242 Volume 4 Issue 8 Aug 2015, Page No. 13734-13738 Desig ad Implemetatio of Vedic Algorithm usig Reversible Logic s Hemagi P.Patil
More informationImage Contrast Enhancement based Sub-histogram Equalization Technique without Over-equalization Noise
World Academy of Sciece, Egieerig ad Techology Iteratioal Joural of Electrical ad Computer Egieerig Image Cotrast Ehacemet based Sub-histogram Equalizatio Techique without Over-equalizatio Noise Hyusup
More informationLecture 4: Frequency Reuse Concepts
EE 499: Wireless & Mobile Commuicatios (8) Lecture 4: Frequecy euse Cocepts Distace betwee Co-Chael Cell Ceters Kowig the relatio betwee,, ad, we ca easily fid distace betwee the ceter poits of two co
More informationAkinwaJe, A.T., IbharaJu, F.T. and Arogundade, 0.1'. Department of Computer Sciences University of Agriculture, Abeokuta, Nigeria
COMPARATIVE ANALYSIS OF ARTIFICIAL NEURAL NETWORK'S BACK PROPAGATION ALGORITHM TO STATISTICAL LEAST SQURE METHOD IN SECURITY PREDICTION USING NIGERIAN STOCK EXCHANGE MARKET AkiwaJe, A.T., IbharaJu, F.T.
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More informationCounting on r-fibonacci Numbers
Claremot Colleges Scholarship @ Claremot All HMC Faculty Publicatios ad Research HMC Faculty Scholarship 5-1-2015 Coutig o r-fiboacci Numbers Arthur Bejami Harvey Mudd College Curtis Heberle Harvey Mudd
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationDiscrete Mathematics and Probability Theory Spring 2014 Anant Sahai Note 12
EECS 70 Discrete Mathematics ad Probability Theory Sprig 204 Aat Sahai Note 2 Probability Examples Based o Coutig We will ow look at examples of radom experimets ad their correspodig sample spaces, alog
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationMADE FOR EXTRA ORDINARY EMBROIDERY DESIGNS
MADE FOR EXTRA ORDINARY EMBROIDERY DESIGNS HIGH-PERFORMANCE SPECIAL EMBROIDERY MACHINES SERIES W, Z, K, H, V THE ART OF EMBROIDERY GREATER CREATIVE FREEDOM Typical tapig embroidery Zigzag embroidery for
More informationMath 140 Introductory Statistics
6. Probability Distributio from Data Math Itroductory Statistics Professor Silvia Ferádez Chapter 6 Based o the book Statistics i Actio by A. Watkis, R. Scheaffer, ad G. Cobb. We have three ways of specifyig
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More informationA Comparison on FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values
A Compariso o FPGA of Modular Multipliers Suitable for Elliptic Curve Cryptography over GF(p) for Specific p Values Mark Hamilto, William Marae, Araud Tisserad To cite this versio: Mark Hamilto, William
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More informationNovel pseudo random number generation using variant logic framework
Edith Cowa Uiversity Research Olie Iteratioal Cyber Resiliece coferece Cofereces, Symposia ad Campus Evets 011 Novel pseudo radom umber geeratio usig variat logic framework Jeffrey Zheg Yua Uiversity,
More informationEnhanced LUT For Modified Distributed Arithematic Architecture - FIR Filter
N Vivek et al It. Joural of Egieerig Research ad Alics RESEARCH ARTICLE OPEN ACCESS Ehaced LT For Modified Distributed Arithematic Architecture - FIR Filter N Vivek*, Prof K Ausudha** *(Deartmet of Electroics
More informationWAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI
WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse
More informationA Comparative Study on LUT and Accumulator Radix-4 Based Multichannel RNS FIR Filter Architectures
A Comparative Study o LUT ad Accumulator Radix-4 Based Multichael RNS FIR Filter Architectures Britto Pari. J #, Joy Vasatha Rai S.P *2 # Research Scholar, Departmet of Electroics Egieerig, MIT campus,
More information3. Error Correcting Codes
3. Error Correctig Codes Refereces V. Bhargava, Forward Error Correctio Schemes for Digital Commuicatios, IEEE Commuicatios Magazie, Vol 21 No1 11 19, Jauary 1983 Mischa Schwartz, Iformatio Trasmissio
More informationProcedia - Social and Behavioral Sciences 128 ( 2014 ) EPC-TKS 2013
Available olie at www.sciecedirect.com ScieceDirect Procedia - Social ad Behavioral Scieces 18 ( 014 ) 399 405 EPC-TKS 013 Iductive derivatio of formulae by a computer Sava Grozdev a *, Veseli Nekov b
More informationImage Contrast Enhancement based Sub-histogram Equalization Technique without Over-equalization Noise
World Academy of Sciece, Egieerig ad Techology 5 9 Image Cotrast Ehacemet based Sub-histogram Equalizatio Techique without Over-equalizatio Noise Hyusup Yoo, Yougjoo Ha, ad Hersoo Hah Abstract I order
More informationSome Modular Adders and Multipliers for Field Programmable Gate Arrays
Some Modular Adders ad Multipliers for Field Programmable Gate Arras Jea-Luc Beuchat Laboratoire de l Iformatique du Parallélisme (CNRS, ENSL, INRIA) 46, Allée d Italie F 69364 Lo Cede 7 Jea-Luc.Beuchat@es-lo.fr
More informationA Novel Small Signal Power Line Quality Measurement System
IMTC 3 - Istrumetatio ad Measuremet Techology Coferece Vail, CO, USA, - May 3 A ovel Small Sigal Power Lie Quality Measuremet System Paul B. Crilly, Erik Leadro Boaldi, Levy Ely de Lacarda de Oliveira,
More informationLab 2: Common Source Amplifier.
epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive
More information11.11 Two-Channel Filter Banks 1/27
. Two-Chael Filter Baks /7 Two-Chael Filter Baks M We wat to look at methods that are ot based o the DFT I geeral we wat to look at Fig..6 rom Porat ad igure out how to choose i & i to get Perect Reco
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationRun-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes
Ru-Time Error Detectio i Polyomial Basis Multiplicatio Usig Liear Codes Siavash Bayat-Saramdi ad M.A. Hasa Departmet of Electrical ad Computer Egieerig, Uiversity of Waterloo Waterloo, Otario, Caada N2L
More informationFPGA Implementation of the Ternary Pulse Compression Sequences
FPGA Implemetatio of the Terary Pulse Compressio Sequeces N.Balaji 1, M. Sriivasa rao, K.Subba Rao 3, S.P.Sigh 4 ad N. Madhusudhaa Reddy 4 Abstract Terary codes have bee widely used i radar ad commuicatio
More informationCHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS
CHAPTER 8 JOIT PAPR REDUCTIO AD ICI CACELLATIO I OFDM SYSTEMS Itercarrier Iterferece (ICI) is aother major issue i implemetig a OFDM system. As discussed i chapter 3, the OFDM subcarriers are arrowbad
More information1. How many possible ways are there to form five-letter words using only the letters A H? How many such words consist of five distinct letters?
COMBINATORICS EXERCISES Stepha Wager 1. How may possible ways are there to form five-letter words usig oly the letters A H? How may such words cosist of five distict letters? 2. How may differet umber
More informationImportance Analysis of Urban Rail Transit Network Station Based on Passenger
Joural of Itelliget Learig Systems ad Applicatios, 201, 5, 22-26 Published Olie November 201 (http://www.scirp.org/joural/jilsa) http://dx.doi.org/10.426/jilsa.201.54027 Importace Aalysis of Urba Rail
More informationarxiv: v2 [math.co] 15 Oct 2018
THE 21 CARD TRICK AND IT GENERALIZATION DIBYAJYOTI DEB arxiv:1809.04072v2 [math.co] 15 Oct 2018 Abstract. The 21 card trick is well kow. It was recetly show i a episode of the popular YouTube chael Numberphile.
More informationChapter 1 The Design of Passive Intermodulation Test System Applied in LTE 2600
Chapter The Desig of Passive Itermodulatio Test System Applied i LTE 600 Gogli, Wag Cheghua, You Wejue 3, Wa Yuqiag 4 Abstract. For the purpose of measurig the passive itermodulatio (PIM) products caused
More informationCOMBINATORICS 2. Recall, in the previous lesson, we looked at Taxicabs machines, which always took the shortest path home
COMBINATORICS BEGINNER CIRCLE 1/0/013 1. ADVANCE TAXICABS Recall, i the previous lesso, we looked at Taxicabs machies, which always took the shortest path home taxipath We couted the umber of ways that
More informationHDL LIBRARY OF PROCESSING UNITS FOR GENERIC AND DVB-S2 LDPC DECODING
HDL LIBRARY OF PROCESSING UNITS FOR GENERIC AND DVB-S2 LDPC DECODING Marco Gomes 1,2, Gabriel Falcão 1,2, João Goçalves 1,2, Vitor Silva 1,2, Miguel Falcão 3, Pedro Faia 2 1 Istitute of Telecommuicatios,
More informationCorrection of Over and Under Exposure Images Using Multiple Lighting System
E-Joural o Advaced Maiteace Vol.7-1(015) 50-58 Japa Society o Maiteology Correctio o Over ad Uder Exposure mages Usig Multiple Lightig System Joghoo M 1*, Hiromitsu FUJ 1, Atsushi YAMASHTA 1, ad Hajime
More information7. Counting Measure. Definitions and Basic Properties
Virtual Laboratories > 0. Foudatios > 1 2 3 4 5 6 7 8 9 7. Coutig Measure Defiitios ad Basic Properties Suppose that S is a fiite set. If A S the the cardiality of A is the umber of elemets i A, ad is
More information4.3 COLLEGE ALGEBRA. Logarithms. Logarithms. Logarithms 11/5/2015. Logarithmic Functions
0 TH EDITION COLLEGE ALGEBRA 4. Logarithic Fuctios Logarithic Equatios Logarithic Fuctios Properties of LIAL HORNSBY SCHNEIDER 4. - 4. - The previous sectio dealt with epoetial fuctios of the for y = a
More informationCONTROLLING FREQUENCY INFLUENCE ON THE OPERATION OF SERIAL THYRISTOR RLC INVERTERS
EETRONIS - September, Sozopol, BUGARIA ONTROING FREQUENY INFUENE ON THE OPERATION OF SERIA THYRISTOR R INVERTERS Evgeiy Ivaov Popov, iliya Ivaova Pideva, Borislav Nikolaev Tsakovski Departmet of Power
More informationPower Optimization for Pipeline ADC Via Systematic Automation Design
Power Optimizatio for Pipelie AD ia Systematic Automatio Desig Qiao Yag ad Xiaobo Wu Abstract--A efficiet geeral systematic automatio desig methodology is proposed to optimize the power of pipelie Aalog-to-Digital
More informationAS Exercise A: The multiplication principle. Probability using permutations and combinations. Multiplication principle. Example.
Probability usig permutatios ad combiatios Multiplicatio priciple If A ca be doe i ways, ad B ca be doe i m ways, the A followed by B ca be doe i m ways. 1. A die ad a coi are throw together. How may results
More informationOptimal Arrangement of Buoys Observable by Means of Radar
Optimal Arragemet of Buoys Observable by Meas of Radar TOMASZ PRACZYK Istitute of Naval Weapo ad Computer Sciece Polish Naval Academy Śmidowicza 69, 8-03 Gdyia POLAND t.praczy@amw.gdyia.pl Abstract: -
More informationChapter 12 Sound Waves. We study the properties and detection of a particular type of wave sound waves.
Chapter 2 Soud Waves We study the properties ad detectio o a particular type o wave soud waves. A speaker geerates soud. The desity o the air chages as the wave propagates. Notice that the displacemet
More informationTechnical Explanation for Counters
Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals
More informationSummary of Random Variable Concepts April 19, 2000
Summary of Radom Variable Cocepts April 9, 2000 his is a list of importat cocepts we have covered, rather tha a review that derives or explais them. he first ad primary viewpoit: A radom process is a idexed
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More informationConstruction of an Expert System Based on Fuzzy Logic for Diagnosis of Analog Electronic Circuits
INTL JOURNAL OF ELECTRONICS AND TELECOUNICATIONS, 205, VOL. 6, NO., PP. 77 82 auscript received December 20, 204; revised arch 205. DOI: 5/eletel-205-000 Costructio o a Expert System Based o Fuzzy Logic
More informationSorting, Selection, and Routing on the Array with Reconfigurable Optical Buses
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 8, NO., NOVEMBER 997 Sortig, Selectio, ad Routig o the Array with Recofigurable Optical Buses Saguthevar Raasekara, Member, IEEE Computer Society,
More informationMassachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.
Massachusetts Istitute of Techology Dept. of Electrical Egieerig ad Computer Sciece Fall Semester, 006 6.08 Itroductio to EECS Prelab Exercises Pre-Lab#3 Modulatio, demodulatio, ad filterig are itegral
More information202 Chapter 9 n Go Bot. Hint
Chapter 9 Go Bot Now it s time to put everythig you have leared so far i this book to good use. I this chapter you will lear how to create your first robotic project, the Go Bot, a four-wheeled robot.
More information