DATASHEET ISL Features. Related Literature. Applications. Application Block Diagram

Transcription

1 NOT REOMMENDED FOR NEW DESIGNS NO REOMMENDED REPLAEMENT contact our Technical Support enter at INTERSIL or Low Voltage, Dual SPDT, USB/VBS/ Audio Switches, with Negative Signal apability DATASHEET FN6403 Rev 0.00 The Intersil dual SPDT (Single Pole/Double Throw) switches combine low distortion audio/video and accurate USB 2.0 high speed (480Mbps) data signal switching in the same low voltage device. When operated with a 2.7V to 3.6V single supply, these analog switches allow audio/video signal swings below-ground, allowing the use of a common USB and audio/video connector in digital cameras, camcorders and other portable battery powered Personal Media Player devices. The incorporates circuitry for detection of the USB V BUS voltage, which is used to switch between the audio/video and USB signal sources in the portable device. The part has a control pin to open all the switches and put the part in a low power down state. The is available in a small 10 Ld 2.1mm x 1.6mm ultra-thin TQFN package and a 10Ld 3mm x 3mm TDFN package. It operates over a temperature range of -40 to +85. Related Literature Technical Brief TB363 Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs) Application Note AN557 Recommended Test Procedures for Analog Switches Features High Speed (480Mbps) Signaling apability per USB 2.0 Low Distortion Negative Signal apability Detection of V BUS Voltage on USB able ontrol Pin to Open all Switches and Enter Low Power State Low Distortion Mono Audio Signal - THD+N at 20mW into 32 Load <0.1% Low Distortion olor Video Signal - Differential Gain % - Differential Phase deg ross-talk (4MHz) dB Single Supply Operation (V DD ) V to 3.6V -3dB Bandwidth USB Switch MHz Available in TQFN and TDFN Packages Pb-Free Plus Anneal Available (RoHS ompliant) ompliant with USB 2.0 Short ircuit Requirements Without Additional External omponents Applications Digital amera and amcorders Video MP3 and other Personal Media Players ellular/mobile Phones PDAs Audio/Video/USB Switching Application Block Diagram VDD USB and AUDIO/VIDEO JAK 22k OM1 OM2 LOGI IRUITRY 4M 4M 50k 50k NO1 NO2 N1 N2 D- D+ ONTROLLER USB HIGH-SPEED TRANSEIVER NTS OR PAL VIDEO AUDIO FN6403 Rev 0.00 Page 1 of 14

2 Pinouts (Note 1) (10 LD TQFN) TOP VIEW (10 LD TDFN) TOP VIEW 10 4M VDD 1 4M 10 VDD 1 2 4M LOGI ONTROL 9 NO1 8 NO2 OM M LOGI ONTROL 9 NO1 8 NO2 OM N1 OM N1 OM k 50k 6 N2 5 50k 50k 6 N2 NOTE: 1. Switches shown for V BUS = Logic 0 and = Logic 1. Truth Table Pin Descriptions N1, N2 NO1, NO2 0 0 OFF OFF 0 1 ON OFF 1 X OFF ON : Logic 0 when 0.5V, Logic 1 when 1.4V V BUS : Logic 0 when V DD + 0.2V or Floating, Logic 1 when V DD + 0.8V PIN NO. NAME FUNTION 1 VDD Power Supply 2 Digital ontrol Input 3 OM1 Voice/Video and USB ommon Pin 4 OM2 Voice/Video and USB ommon Pin 5 Ground onnection 6 N2 Audio or Video Input 7 N1 Audio or Video Input 8 NO2 USB Differential Input 9 NO1 USB Differential Input 10 Digital ontrol Input (Audio Enable) Ordering Information PART NUMBER (Note) PART MARKING TEMP. RANGE ( ) PAKAGE (Pb-Free) PKG. DWG. # IRUZ-T FP -40 to Ld 2.1 x 1.6mm TQFN Tape and Reel L10.2.1x1.6A IRZ-T 207Z -40 to Ld 3mm x 3mm TDFN Tape and Reel L10.3x3A IRZ 207Z -40 to Ld 3mm x 3mm TDFN L10.3x3A NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate or NiPdAu termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IP/JEDE J STD-020. FN6403 Rev 0.00 Page 2 of 14

3 Absolute Maximum Ratings VDD to to 6.0V Input Voltages Nx, NOx(Note 2) V to ((V DD ) + 0.3V) (Note 2) V to 5.5V (Note 2) to ((V DD ) + 0.3V) Output Voltages OMx (Note 2) V to ((V DD ) + 0.3V) ontinuous urrent (Nx, OMx) ±150mA Peak urrent (Nx, OMx) (Pulsed 1ms, 10% Duty ycle, Max) ±300mA ontinuous urrent (NOx) ±40mA Peak urrent (NOx) (Pulsed 1ms, 10% Duty ycle, Max) ±100mA ESD Rating: HBM >7kV MM >450V DM >2kV Thermal Information Thermal Resistance (Typical, Note 3) JA ( /W) 10 Ld TQFN Package Ld 3x3 TDFN Package Maximum Junction Temperature (Plastic Package) Maximum Storage Temperature Range to +150 Operating onditions Temperature Range IRUZ and IRZ to +85 AUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 2. Signals on NOx, Nx, OMx,, exceeding V DD or by specified amount are clamped. Limit current to maximum current ratings. 3. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. Electrical Specifications - 2.7V to 3.6V Supply Test onditions: V DD = +3.0V, = 0V, V BUSH = 3.8V, V BUSL = 3.2V, V H =1.4V, V L = 0.5V, (Notes 4, 6), unless otherwise specified. PARAMETER TEST ONDITIONS TEMP ( ) (NOTE 5) MIN TYP (NOTE 5) MAX UNITS ANALOG SWITH HARATERISTIS Audio/Video Switches (N1, N2) Analog Signal Range, V ANALOG V DD = 3.0V, V BUS = float, = 1.4V Full V ON Resistance, r ON r ON Matching Between hannels, r ON r ON Flatness, r FLAT(ON) Discharge Pull-Down Resistance, R N1, R N2 USB Switches (NO1, NO2) V DD = 3.0V, V BUS = float, = 1.4V, I OMx = 100mA, V Nx = -0.85V to 0.85V, (See Figure 3) V DD = 3.0V, V BUS = float, = 1.4V, I OMx = 100mA, V Nx = Voltage at max r ON over signal range of -0.85V to 0.85V, (Note 8) V DD = 3.0V, V BUS = float, = 1.4V, I OMx = 100mA, V Nx = -0.85V to 0.85V, (Note 7) V DD = 3.6V, V BUS = float, = 1.4V, V OM- or V OM+ = -0.85V, 0.85V, V Nx = -0.85V, 0.85V, V NOx = floating, Measure current through the discharge pull-down resistor and calculate resistance value Full Full Full k Analog Signal Range, V ANALOG V DD = 3.0V, V BUS = 5.0V, = 0V or 3V Full 0 - V DD V ON Resistance, r ON r ON Matching Between hannels, R ON r ON Flatness, r FLAT(ON) V DD = 3.6V, V BUS = 4.4V, = 0V or 3.6V, I OMx = 40mA, V NOx = 0V to 400mV (See Figure 4) V DD = 3.6V, V BUS = 4.4V, = 0V or 3.6V, I OMx = 40mA, V NOx = Voltage at max r ON, (Note 8) V DD = 3.6V, V BUS = 4.4V, = 0V or 3.6V, I OMx = 40mA, V NOx = 0V to 400mV, (Note 7) Full Full Full FN6403 Rev 0.00 Page 3 of 14

4 Electrical Specifications - 2.7V to 3.6V Supply Test onditions: V DD = +3.0V, = 0V, V BUSH = 3.8V, V BUSL = 3.2V, V H = 1.4V, V L = 0.5V, (Notes 4, 6), unless otherwise specified. (ontinued) PARAMETER TEST ONDITIONS TEMP ( ) (NOTE 5) MIN TYP (NOTE 5) MAX UNITS OFF Leakage urrent, I D+(OFF) or V DD = 3.6V, V BUS = 0V, = 3.6V, V OMx = 0.5V, 0V, I D-(OFF) V NOx = 0V, 0.5V, V Nx = float na Full na ON Leakage urrent, I Dx DYNAMI HARATERISTIS V DD = 3.3V, V BUS = 5.25V, = 0V or 3.6V, V NOx = 2.0V, V OMx, V Nx = float na Full na Turn-ON Time, t ON V DD = 2.7V, R L = 50, L = 10pF, (See Figure 1) ns Turn-OFF Time, t OFF V DD = 2.7V, R L = 50, L = 10pF, (See Figure 1) ns Break-Before-Make Time Delay, t D V DD = 2.7V, R L = 50, L = 10pF, (See Figure 2) ns Skew, t SKEW Total Jitter, t J Propagation Delay, t PD rosstalk (hannel-to-hannel), N2 to OM1, N1 to OM2 Differential Gain Differential Phase Total Harmonic Distortion V DD = 3.0V, V BUS = 5.0V, = 0V or 3V, R L = 45, L = 10pF, t R = t F = 720ps at 480Mbps, (Duty ycle = 50%) (See Figure 7) V DD = 3.0V, V BUS = 5.0V, = 0V or 3V, R L = 45, L = 10pF, t R = t F = 750ps at 480Mbps V DD = 3.0V, V BUS = 5.0V, = 0V or 3V, R L = 45, L = 10pF, See Figure 7) V DD = 3.0V, V BUS = float, = 3.0V, R L = 75, f = 4MHz, V Nx = 300mV P-P, (See Figure 6) V IN = 300mV P-P, V OFFSET = 0V to 0.7V, f = 3.58MHz, R L = 75 V IN = 300mVp-p, V OFFSET = 0V to 0.7V, f = 3.58MHz, R L = 75 f = 20Hz to 20kHz, V DD = 3.0V, V BUS = float, = 3.0V, V Nx = 0.707V RMS (2V P-P ), R L = ps ps ps db % % Nx (Audio/Video) Switch -3dB Bandwidth Signal = 8dBm, R L = 75, L = 5pF MHz NOx (USB) Switch -3dB Bandwidth Signal = 0dBm, 0.2V D offset, R L = 50, L = 5pF MHz NOx OFF apacitance, NOx(OFF) f = 1MHz, V DD = 3.0V, V BUS = float, = 3.0V, V D- or V D+ = V OMx = 0V, (See Figure 5) pf Nx OFF apacitance, Nx(OFF) f = 1MHz, V DD = 3.0V, V BUS = 5.0V, = 0V or 3V, V L or V R = V OMx = 0V, (See Figure 5) OMx ON apacitance, OMx(ON) f = 1MHz, V DD = 3.0V, V BUS = 5.0V, = 0V or 3V, V D- or V D+ = V OMx = 0V, (See Figure 5) pf pf POWER SUPPLY HARATERISTIS Power Supply Range, V DD Full V Positive Supply urrent, I DD V DD = 3.6V, V BUS = float or 5.25V, = 1.4V A Full A Positive Supply urrent, I DD (Low Power State) V DD = 3.6V, V BUS = 0V or float, = 0V or float na Full na DIGITAL INPUT HARATERISTIS V BUS Voltage Low, V BUSL V DD = 2.7V to 3.6V Full - - V DD V V BUS Voltage High, V BUSH V DD = 2.7V to 3.6V Full V DD V Voltage Low, V L V DD = 2.7V to 3.6V Full V FN6403 Rev 0.00 Page 4 of 14

5 Electrical Specifications - 2.7V to 3.6V Supply Test onditions: V DD = +3.0V, = 0V, V BUSH = 3.8V, V BUSL = 3.2V, V H = 1.4V, V L = 0.5V, (Notes 4, 6), unless otherwise specified. (ontinued) PARAMETER TEST ONDITIONS TEMP ( ) (NOTE 5) MIN TYP (NOTE 5) MAX UNITS Voltage High, V H V DD = 2.7V to 3.6V Full V Input urrent, I BUSL, I L V DD = 3.6V, V BUS = 0V or float, = 0V or float Full na Input urrent, I BUSH V DD = 3.6V, V BUS = 5.25V, = 0V or float Full A Input urrent, I H V DD = 3.6V, V BUS = 0V or float, = 3.6V Full A V BUS Pull-Down Resistor, R V DD = 3.6V, V BUS = 5.25V, = 0V or float Full M Pull-Down Resistor, R V DD = 3.6V, V BUS = 0V or float, = 3.6V Full M NOTES: 4. V LOGI = Input voltage to perform proper function. 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. 6. Parts are 100% tested at +25. Limits across the full temperature range are guaranteed by design and correlation. 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range. 8. r ON matching between channels is calculated by subtracting the channel with the highest max r ON value from the channel with lowest max r ON value, between N1 and N2 or between NO1 and NO2. Test ircuits and Waveforms V BUSH LOGI INPUT V BUSL SWITH INPUT V INPUT 50% t OFF V OUT t r < 20ns t f < 20ns SWITH INPUT V INPUT V DD NO or N OMx V OUT SWITH OUTPUT 0V t ON 90% 90% V BUS R L 50 L 10pF Logic input waveform is inverted for switches that have the opposite logic sense. Repeat test for all switches. L includes fixture and stray capacitance. R L V OUT = V (INPUT) R L + r ON FIGURE 1A. MEASUREMENT POINTS FIGURE 1. SWITHING TIMES FIGURE 1B. TEST IRUIT FN6403 Rev 0.00 Page 5 of 14

6 Test ircuits and Waveforms (ontinued) V DD V BUSH LOGI INPUT V BUSL V INPUT NOx Nx OMx R L 50 V OUT L 10pF V BUS SWITH OUTPUT V OUT 0V t D 90% Repeat test for all switches. L includes fixture and stray capacitance. FIGURE 2A. MEASUREMENT POINTS FIGURE 2. BREAK-BEFORE-MAKE TIME FIGURE 2B. TEST IRUIT V DD V DD r ON = V 1 /100mA Nx r ON = V 1 /40mA NOx V Nx V NOx V 1 OV or Float V 1 4.4V to 5.25V 100mA OMx 40mA OMx Repeat test for all switches. FIGURE 3. AUDIO r ON TEST IRUIT Repeat test for all switches. FIGURE 4. USB r ON TEST IRUIT FN6403 Rev 0.00 Page 6 of 14

7 Test ircuits and Waveforms (ontinued) V DD V DD Nx or NOx SIGNAL GENERATOR Nx OMx 75 IMPEDANE ANALYZER V BUSL or 0V or Float OMx V BUSH ANALYZER OMx R or L N.. R L Repeat test for all switches. FIGURE 5. APAITANE TEST IRUIT Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches FIGURE 6. AUDIO ROSSTALK TEST IRUIT V DD t ri 90% DIN+ DIN- 10% 90% 50% t skew_i 50% 10% t fitro OUT+ 45 OUT- 45 V BUSH 15.8 DIN DIN- 143 OM1 OM2 NO1 NO2 L L 90% OUT+ OUT- 10% 90% 50% 50% t skew_o tro - tri Delay Due to Switch for Rising Input and Rising Output Signals. tfo - tfi Delay Due to Switch for Falling Input and Falling Output Signals. t f0 10% tskew_0 hange in Skew through the Switch for Output Signals. tskew_i hange in Skew through the Switch for Input Signals. FIGURE 7A. MEASUREMENT POINTS FIGURE 7B. TEST IRUIT FIGURE 7. SKEW TEST FN6403 Rev 0.00 Page 7 of 14

8 Application Block Diagram VDD USB AND AUDIO/VIDEO JAK 22k OM1 OM2 LOGI IRUITRY 4M 4M 50k 50k NO1 NO2 N1 N2 D- D+ montroller USB HIGH-SPEED TRANSEIVER NTS or PAL VIDEO AUDIO Detailed Description The device is a dual single pole/double throw (SPDT) analog switch device that operates from a single D power supply in the range of 2.7V to 3.6V. It was designed to function as a dual 2 to 1 multiplexer to select between USB differential data signals and mono audio/composite video baseband signals (VBS). It comes in tiny TQFN and TDFN packages for use in cameras, camcorders, video MP3 players, PDAs, cell phones, and other personal media players. The part consists of two 3 audio/video switches and two 5 USB switches. The audio/video switches can accept signals that swing below ground. They were designed to pass ground reference audio or dc restored with synch composite video signals with minimal distortion. The USB switches were designed to pass high-speed USB differential data signals with minimal edge and phase distortion. The was specifically designed for digital cameras, camcorders, MP3 players, cell phones and other personal media player applications that need to combine the audio/video jacks and the USB data connector into a single shared connector, thereby saving space and component cost. A typical application block diagram of this functionality is shown above. The incorporates circuitry for the detection of the USB V BUS voltage, which is used to switch between the audio/video drivers and USB transceiver of the media player. The contains a logic control pin () that when driven Low while is Low, opens all switches and puts the part into a low power state, drawing typically 1nA of I DD current. N1 and N2 Audio/Video Switches The two N (normally closed) audio/video switches (N1, N2) are 3 switches that can pass signals that swing below ground by as much as 1.5V. They were designed to pass ground reference audio signals and D restored composite base-band signals (VBS), including negative synchronizing pulse with minimal insertion loss and very low distortion and degradation. The -3dB bandwidth into 75 is 338MHz (Figure 17). rosstalk between N1 and 4MHz is -78dB (Figure 16), which allows composite video to be routed through one switch and mono-audio through the other switch with little interference. The recommended maximum signal range is from -1.5V to 1.5V. You can apply positive signals greater than 1.5V but the r ON resistance of the switch increases rapidly above 1.5V. The signal should not be allowed to exceed the V DD rail or swing more negative than -1.5V. Over a signal range of ±1V (0.707Vrms) with V DD > 2.7V, these switches have an extremely low r ON resistance variation. They can pass a ground referenced audio signal with very low distortion (<0.06% THD+N) when delivering 15.6mW into a 32 headphone speaker load. See Figures 10, 11, 12, and 13 THD+N performance curves. Figure 8 and 9 shows the vector scope plots of a standard NTS color bar signal at both the input (Figure 8) and output (Figure 9) of the. The plots show that except for a little attenuation due to switch r ON and test fixture cabling, there is virtually no degradation of the video waveform through the switch. A detailed description of the two types of switches is provided in the following sections. The USB transmission and audio/video playback are intended to be mutually exclusive operations. FN6403 Rev 0.00 Page 8 of 14

9 NO1 and NO2 USB Switches The two NO (normally open) USB switches (NO1, NO2) are 5 bidirectional switches that are designed to pass high-speed USB differential signals in the range of ±0V to 400mV. The switches have low capacitance and high bandwidth to pass USB high-speed signals (480Mbps) with minimum edge and phase distortion to meet USB 2.0 signal quality specifications. See Figure 14 for High-speed Eye Pattern taken with switch in the signal path. The maximum signal range for the USB switches is from -1.5V to V DD. The signal voltage at NO1 and NO2 should not be allowed to exceed the V DD voltage rail or go below ground by more than -1.5V. FIGURE 8. VETOR-SOPE PLOT BEFORE SWITH The NO switches are active (turned ON) whenever the V BUS voltage is to V DD + 0.8V. is internally pulled low, so when is floating, the USB switches are OFF. Note: Whenever the NO switches are ON, the audio and video drivers need to be at A or D ground or floating to keep from interfering with the data transmission. Operation The discussion that follows will discuss using the in the typical application shown in the block diagram on page 8. LOGI ONTROL The state of the device is determined by the voltage at the pin (pin 2) and the pin (pin 10). Refer to truth-table on page 2 of the data sheet. The pin and pin are internally pulled low through 4M resistors to ground and can be left floating. The control pin is only active when is logic 0. FIGURE 9. VETOR-SOPE PLOT AFTER SWITH Figure 18 shows the differential gain (DG) and differential phase (DP) plots at the output of the switch using an actual NTS composite video signal and a VM700A Video Measurement Test Set. DG = 0.28% and DP = These N switches are uni-directional switches. The audio/video sources should be connected at the N side of the switch (pins 7 and 8) and the speaker load and video receiver should be connected at the OM side of the switch (pins 3 and 4). The N switches are active (turned ON) whenever the V BUS voltage is to V DD + 0.2V or floating and the voltage to 1.4V. Note: Whenever the N switches are ON the USB transceivers need to be in the high impedance state or static high or low state. Logic control voltage levels: = Logic 0 (Low) when V DD + 0.2V or Floating. = Logic 1 (High) when V DD + 0.8V = Logic 0 (Low) when 0.5V or floating. = Logic 1 (High) when 1.4V Audio/Video Mode If the pin = Logic 0 and pin = Logic 1, the part will be in the Audio/Video mode. In Audio/Video mode the N1 and N2 3 audio/video switches are ON and the NO1 and NO2 5 USB switches are OFF (high impedance). In a typical application, V DD will be in the range of 2.7V to 3.6V and will be connected to the battery or LDO of the media player. When a audio/video jack is plugged into the common connector, nothing gets connected at the pin (it is floating) and as long as the = Logic 1, the part remains in the audio/video mode and the media player audio and video drivers can drive the speaker and video display. FN6403 Rev 0.00 Page 9 of 14

10 USB Mode If the pin = Logic 1 and pin = Logic 0 or Logic 1, the part will go into USB mode. In USB mode, the NO1 and NO2 5 switches are ON and the N1 and N2 3 audio switches are OFF (high impedance). When a USB cable from a computer or USB hub is connected at the common connector, the voltage at the pin will be driven to be in the range of 4.4V to 5.25V. The part will go into the USB mode. In USB mode, the computer or USB hub transceiver and the media player USB transceiver are connected and digital data will be able to be transmitted back and forth. When the USB cable is disconnected, the automatically turns the NO1 and NO2 switches OFF. Low Power Mode If the pin = Logic 0 and pin = Logic 0, the part will be in the Low Power mode. In the Low Power mode, the Nx switches and the NOx switches are OFF (high impedance). In this state, the device draws typically 1nA of current. EXTERNAL V BUS SERIES RESISTOR The contains a clamp circuit between and VDD. Whenever the V BUS voltage is greater than the V DD voltage by more than 2.55V, current will flow through this clamp circuitry into the V DD power supply bus. circuit is not active and no current will flow through the clamp into the V DD supply. In a USB application, the situation can exist where the V BUS voltage from the computer could be applied at the pin before the V DD voltage is up to its normal operating voltage range and current will flow through the clamp into the V DD power supply bus. This current could be quite high when V DD is OFF or at 0V and could potentially damage other components connected in the circuit. In the application circuit, a 22k resistor has been put in series with the pin to limit the current to a safe level during this situation. It is recommended that a current limiting resistor in the range of 10k to 50k be connected in series with the pin. It will have minimal impact on the logic level at the pin during normal USB operation and protect the circuit during the time V BUS is present before V DD is up to its normal operating voltage. Note: No external resistor is required in applications where V BUS will not exceed V DD by more than 2.55V. POWER The power supply connected at VDD (pin 1) provides power to the part. Its voltage should be kept in the range of 2.7V to 3.6V when used in a USB/Audio/Video application to ensure you get proper switching when the V BUS voltage is at its lower limit of 4.4V. During normal USB operation, V DD is in the range of 2.7V to 3.6V and V BUS is in the range of 4.4V to 5.25V. The clamp Typical Performance urves T A = +25, Unless Otherwise Specified R LOAD = 32 V LOAD = 0.707V RMS 0.4 R LOAD = 32 V DD = 3V 0.09 V DD = 2.6V 0.3 3V P-P THD+N (%) V DD = 2.7V THD+N (%) V P-P V DD = 3V V DD = 3.6V 0.1 2V P-P k 20k FREQUENY (Hz) FIGURE 10. THD+N vs SUPPLY VOLTAGE vs FREQUENY 1V P-P k 20k FREQUENY (Hz) FIGURE 11. THD+N vs SIGNAL LEVELS vs FREQUENY FN6403 Rev 0.00 Page 10 of 14

11 Typical Performance urves T A = +25, Unless Otherwise Specified (ontinued) R LOAD = 32 FREQ = 1kHz V DD =3V R LOAD = 32 FREQ = 1kHz V DD =3V THD+N (%) THD+N (%) OUTPUT VOLTAGE (V P-P ) FIGURE 12. THD+N vs OUTPUT VOLTAGE OUTPUT POWER (mw) FIGURE 13. THD+N vs OUTPUT POWER VOLTAGE (835mV/DIV) TIME (10ns/DIV) FIGURE 14. EYE PATTERN: 480Mbps WITH NOx SWITHES IN THE SIGNAL PATH FN6403 Rev 0.00 Page 11 of 14

12 Typical Performance urves T A = +25, Unless Otherwise Specified (ontinued) 1 0 NOx SWITH 0-10 R L = 75 V IN = 0.2V P-P to 2V P-P NORMALIZED GAIN (db) NORMALIZED GAIN (db) R L = 50 V IN = 0.2V P-P to 2V P-P 1M 10M 100M 1G FREQUENY (Hz) FIGURE 15. FREQUENY RESPONSE FREQUENY (MHz) FIGURE 16. VIDEO TO AUDIO ROSSTALK NORMALIZED GAIN (db) R L = 75 V IN = 0.2V P-P to 2V P-P Nx SWITHES 1M 10M 100M 1G FREQUENY (Hz) FIGURE 17. FREQUENY RESPONSE GAIN (%) PHASE (DEG) FIGURE 18. DIFFERENTIAL PHASE AND DIFFERENTIAL GAIN Die haracteristics SUBSTRATE POTENTIAL (POWERED UP): (TDFN Paddle onnection: Tie to or Float) TRANSISTOR OUNT: 98 PROESS: Submicron MOS FN6403 Rev 0.00 Page 12 of 14

13 Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN) NX (b) 5 6 INDEX AREA 2X PIN #1 ID 2X SEATING PLANE (DATUM A) N SETION "-" 1 N-1 N 0.10 (A1) 2 A e 1 A1 2 D TOP VIEW SIDE VIEW 3 (ND-1) X e NX L BOTTOM VIEW e L NX b 5 A (DATUM B) B E 4xk 0.10 M A B 0.05 M FOR ODD TERMINAL/SIDE b L TERMINAL TIP L10.2.1x1.6A 10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTI PAKAGE SYMBOL MILLIMETERS MIN NOMINAL MAX NOTES A A A REF - b D E e 0.50 BS - k L N 10 2 Nd 4 3 Ne Rev. 3 6/06 NOTES: 1. Dimensioning and tolerancing conform to ASME Y N is the number of terminals. 3. Nd and Ne refer to the number of terminals on D and E side, respectively. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Maximum package warpage is 0.05mm. 8. Maximum allowable burrs is 0.076mm in all directions. 9. Same as JEDE MO-255UABD except: No lead-pull-back, "A" MIN dimension = 0.45 not 0.50mm "L" MAX dimension = 0.45 not 0.42mm. 10. For additional information, to assist with the PB Land Pattern Design effort, see Intersil Technical Brief TB MIN L MIN DETAIL A PIN 1 ID LAND PATTERN 10 FN6403 Rev 0.00 Page 13 of 14

14 Thin Dual Flat No-Lead Plastic Package (TDFN) 6 INDEX AREA (DATUM A) NX (b) 5 A 6 INDEX AREA (DATUM B) NX L 8 SEATING PLANE N SIDE VIEW 1 2 e (Nd-1)Xe REF. BOTTOM VIEW (A1) D TOP VIEW N-1 D2 D2/2 7 2X 0.10 L A3 5 8 NX b E B A E2 E2/ A 2X 0.10 B NX k // M A B L1 9 L L10.3x3A 10 LEAD THIN DUAL FLAT NO-LEAD PLASTI PAKAGE SYMBOL MILLIMETERS MIN NOMINAL MAX NOTES A A A REF - b , 8 D D , 8 E E , 8 e 0.50 BS - k L N 10 2 Nd 5 3 Rev. 3 3/06 NOTES: 1. Dimensioning and tolerancing conform to ASME Y N is the number of terminals. 3. Nd refers to the number of terminals on D. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PB Land Pattern Design efforts, see Intersil Technical Brief TB ompliant to JEDE MO-229-WEED-3 except for D2 dimensions. SETION "-" e TERMINAL TIP FOR ODD TERMINAL/SIDE opyright Intersil Americas LL All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil orporation and its products, see FN6403 Rev 0.00 Page 14 of 14