CD22M x 8 x 1 BiMOS-E Crosspoint Switch. Features. Applications. Block Diagram FN Data Sheet January 16, 2006

Transcription

1 CD22M3494 Data Sheet FN x 8 x BiMOS-E Crosspoint Switch The Intersil CD22M3494 is an array of 28 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, to. Each of the 28 switches may be addressed via the ADDRESS input to the 7 to 28 line decoder. The state of the addressed switch is established by the signal to the input. A low or zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the input from a zero state to a one state and then returning it to its normal low state. CS allows crosspoint array to be cascaded for matrix expansion. Features 28 Analog Switches Low r ON Guaranteed r ON Matching Analog Signal Input Voltage Equal to the Supply Voltage Wide Operating Voltage V to 5V Parallel Input Addressing High Latch Up Current mA (Min) Very Low Crosstalk Pin and Functionally Compatible with the Following Types: SGS M3494 and Mitel MT886 Pb-Free Plus Anneal Available (RoHS Compliant) Applications PBX Systems Instrumentation Analog and Digital Multiplexers Video Switching Networks Block Diagram CS AX AY 7 TO 28 LEVEL DECODER LATCHES 6 X 8 SHIFTERS SWITCH ARRAY X0 - X5 V SS Y0 - Y7 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures INTERSIL or Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2000, 2005, All Rights Reserved All other trademarks mentioned are the property of their respective owners.

2 Ordering Information PART NUMBER PART MARKING TEMP. RANGE ( C) PACKAGE PKG. DWG. # CD22M3494E CD22M3494E -40 to Ld PDIP E40.6 CD22M3494EZ (See Note) CD22M3494EZ -40 to Ld PDIP** (Pb-free) E40.6 CD22M3494MQ* CD22M3494MQ -40 to Ld PLCC (Mitel Ld Compatible) N44.65 CD22M3494MQZ* (See Note) CD22M3494MQZ -40 to Ld PLCC (Mitel Ld Compatible) (Pb-free) N44.65 CD22M3494MQA* CD22M3494MQA -40 to Ld PLCC (Mitel Ld Compatible) N44.65 CD22M3494MQAZ* (See Note) CD22M3494MQAZ -40 to Ld PLCC (Mitel Ld Compatible) (Pb-free) N44.65 CD22M3494SQ CD22M3494SQ -40 to Ld PLCC (SGS Ld Compatible) N44.65 CD22M3494SQZ (See Note) CD22M3494SQZ -40 to Ld PLCC (SGS Ld Compatible) (Pb-free) N44.65 *Add 96 suffix for tape and reel. **Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing. applications. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 00% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. Pinouts CD22M3494E (PDIP) CD22M3494MQ (PLCC) (MITEL LEAD COMPATIBLE) CD22M3494SQ (PLCC) (SGS LEAD COMPATIBLE) Y X4 X5 X6 X7 X8 X9 X0 X Y7 5 V SS 6 Y6 7 8 Y Y Y 36 CS 35 Y X0 32 X 3 X2 30 X3 29 X4 28 X5 27 X2 26 X3 25 AY AX 2 Y4 X Y X X X7 0 X X9 2 X0 3 X V SS Y6 Y5 Y3 Y4 AX Y2 Y CS AY Y0 X0 X X2 X3 X4 X5 X2 X3 X4 7 X X X0 X X X8 35 X2 X X3 X X4 X 4 32 X5 5 6 V SS Y7 5 Y6 4 3 Y5 2 Y3 Y AX Y2 Y AY Y0 39 CS 3 X2 30 X FN2793.7

3 Absolute Maximum Ratings DC Supply Voltage ( ) Voltages Referenced to to 6V DC Supply Voltage ( ) Voltages Referenced to V SS , 6V DC Input Diode Current, I IN For V I, Digital < V SS -0.5V or V I, Analog < -0.5V or V I > 0.5V ±20mA DC Output Diode Current, I OK For V O, Digital < V SS -0.5V or V O, Analog < -0.5V or V O > 0.5V ±20mA DC Transmission Gate Current ±25mA Power Dissipation Per Package (Po) For T A = -40 C to 85 C (PDIP) mW For T A = 60 C to 85 C Derate Linearly mW/ C to 200mW For T A = -40 C to 85 C (PLCC) mW Thermal Information Thermal Resistance (Typical, Note ) θ JA ( C/W) PDIP Package* PLCC Package Maximum Junction Temperature Plastic Package C Maximum Storage Temperature Range (T STG ) C to 50 C Maximum Lead Temperature (Soldering 0s) C (PLCC - Lead Tips Only) *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing. applications. Operating Conditions Operating Temperature Range (T A ) Package Type E and Q C to 85 C Supply Voltage Range For T A = Full Package Temperature Range V SS = 0V, = 0V, V to 5V DC Input or Output Voltage V I or V O to Digital Input Voltage V SS to CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE:. θ JA is measured with the component mounted on an evaluation PC board in free air. T A = -40 C to 85 C, = 5V, V SS = 0V, = 0V, Unless Otherwise Specified STATIC CONTROLS Supply Current I DD = 5V, Logic Inputs = ma = 5V, Logic Inputs = ma High-Level Input Voltage V IH = 5V 2.4 (Note 2) - - V Low-Level Input Voltage V IL (Note 2) Input Leakage Current, Digital I IN Reset = Low (Note 3) - - ±0 (Note 4) V µa T A = -40 C to 85 C, = 2V, V SS = 0V, = 0V, Unless Otherwise Specified. STATIC CROSSPOINTS ON Resistance r ON V SS = = 0V, T A = 25 C, V IN = /2, VX - VY = 0.2V ON Resistance r ON T A = -40 C to 85 C, V IN = /2, VX -VY = 0.2V, V SS = = 0V = 0V Ω = 2V Ω = 0V Ω = 2V Ω Difference in ON Resistance Between Any Two Switches r ON T A = 25 C, V IN = /2, VX - VY = 0.2V, V SS = = 0V, = 2V Ω 3 FN2793.7

4 T A = -40 C to 85 C, = 2V, V SS = 0V, = 0V, Unless Otherwise Specified. (Continued) Difference in ON Resistance Between Any Two Switches r ON T A = -40 C to 85 C, V IN = /2, VX - VY = 0.2V, = 2V V SS = = 0V, VDD = 2V Ω OFF-State Leakage Current I L VX - VY = 2V - - ±0 (Note 4) µa T A = 25 C, V SS = 0V, = 0V, = 4V, C L = 50pF, Unless Otherwise Specified. DYNAMIC CROSSPOINTS PARAMETER TEST CONDITIONS MIN TYP MAX UNITS Switch I/O Capacitance V IN = /2, f = MHz pf Switch Feedthrough Capacitance V IN = /2, f = MHz pf Propagation Delay Time (Switch ON) ns Signal Input to Output, t PHL or t PLH Frequency Response Channel ON f = 20log (VX/VY) = -3dB C L = 3pF, R L = 75Ω, V IN = 2V P-P MHz Total Harmonic, THD V IN = 2V P-P, f = khz % Feedthrough Channel OFF V IN = 2V P-P, f = khz db Feedthrough = 20log (VX/VY) = F DT Frequency for Signal Crosstalk, f CT Attenuation of: 40dB V IN = 2V P-P, R L = 75Ω MHz 0dB V IN = 2V P-P, R L = kω 0pF khz Control Crosstalk -Input, ADDRESS, or to Output Control Input = 3V P-P Square Wave, t R = t F = 0ns R IN = K, R OUT = 0kΩ 0pF mv PEAK T A = 25 C, V SS = 0V, = 0V, = 4V, R L = kω 50pF, Unless Otherwise Specified. DYNAMIC CONTROLS Digital Input Capacitance C IN V IN = 5V, f = MHz pf Propagation Delay Time to Output Switch Turn-ON t PSN ns Switch Turn-OFF t PSF ns -IN to Output Turn-ON to High Level t PZH ns Turn-ON to Low Level t PZL ns ADDRESS to Output Turn-ON to High Level t PAN ns Turn-OFF to Low Level t PAF ns 4 FN2793.7

5 T A = 25 C, V SS = 0V, = 0V, = 4V, R L = kω 50pF, Unless Otherwise Specified. (Continued) Setup Time CS to t CS ns -IN to t DS ns ADDRESS to t AS ns Hold Time to CS t CH ns ADDRESS to CS ns to -IN t DH ns to ADDRESS t AH ns -IN to CS ns Pulse Width t SPW ns t RPW ns Turn-OFF to Output Delay t PHZ ns NOTES: 2. Operation of V IH at 2.4V or V IL at 0.8V will result in much higher supply current (I DD ) than for logic inputs equal to or V SS respectively. 3. Reset I IH < 20µA, Reset = V IH. 4. At 25 C Limit is ±00nA. 5 FN2793.7

6 Timing Diagram t CS tch CS 50% 50% ADDRESS 50% 50% t AS 50% t SPW tah t PSN t PSF t DS t DH 50% 50% t RPW 50% 50% t PZL t PAF t PHZ SWITCH OUTPUT 90% 0% 90% 0% t PZH t PAN TRUTH TABLE X AXIS X ADDRESS AX X SWITCH X X X2 0 0 X X4 0 0 X5 0 0 X2 TRUTH TABLE Y AXIS Y ADDRESS AY Y SWITCH Y0 0 0 Y 0 0 Y2 0 Y3 0 0 Y4 0 Y5 0 Y6 Y7 0 X X6 0 0 X7 0 0 X8 0 X9 0 0 X0 0 X 0 X4 X5 6 FN2793.7

7 To make a connection (close switch) between any two points, specify an X address, a Y address, set high, and switch from low to high. To break a connection, follow this same procedure with low. Example: X ADDRESS Y ADDRESS AX AY To connect switch X3 to switch Y4: To connect switch X6 to switch Y7: To break connection from X3 to Y4: Typical Performance Curve r ON vs V IN AT -55 C, 25 C AND 85 C = -6V, V SS = 0V, = 6V ON RESISTAE (Ω) C 25 C -40 C V IN (V) Pin Descriptions SYMBOL 40 LD PDIP PIN NO. MQ 44 LD PLCC PIN NO. SQ DESCRIPTION POWER SUPPLIES ADDRESS Positive Supply. V SS Negative Supply (Digital) Negative Supply (Analog). - 5, 22, 23 and 4 5, 24, 25 and 4 X Address Lines. These pins select one of the 6 rows of switches. See the Truth Table for the valid addresses. - 24, 25 and 2 26, 27 and 2 Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table for the valid addresses. CONTROL Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch Input enables the action defined by the and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the Input goes to the active high level. The Input must be stable on the failing edge of the. 3 3 MASTER. A high or one on this line opens all switches. CS CHIP SELECT. Device is selected when CS is at a high level, allows the crosspoint array to be cascaded for matrix expansion. 7 FN2793.7

8 Pin Descriptions (Continued) SYMBOL 40 LD PDIP PIN NO. MQ 44 LD PLCC PIN NO. SQ DESCRIPTION INPUTS/OUTPUTS X0 - X5 X6 - X X2 - X , 8-3, 27, 26, 6, , 9-4, 3, 30, 7, 8 Analog or Digital Inputs/Outputs. These pins are the rows X0 - X5. Y0 - Y7 I/O 35, 37, 39,, 2, 9, 7, 5 39, 4, 43,, 23, 2, 9, 7 40, 4, 43,, 23, 2, 9, 8 Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7. Pinouts CD22M3494E (PDIP) CD22M3494MQ (PLCC) (MITEL LEAD COMPATIBLE) CD22M3494SQ (PLCC) (SGS LEAD COMPATIBLE) Y X4 X5 X6 X7 X8 X9 X X 3 4 Y7 5 V SS 6 Y6 7 8 Y Y Y 36 CS 35 Y X0 32 X 3 X2 30 X3 29 X4 28 X5 27 X2 26 X3 25 AY AX 2 Y4 X Y X X X7 0 X X9 2 X0 3 X V SS Y6 Y5 Y3 Y4 AX Y2 Y CS AY Y0 X0 X X2 X3 X4 X5 X2 X3 X4 7 X X X0 X X X8 35 X2 X X3 X X4 X 4 32 X5 5 6 V SS Y7 5 Y6 4 3 Y5 2 Y3 Y AX Y2 Y AY Y0 39 CS 3 X2 30 X3 29 All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation s quality certifications can be viewed at Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see 8 FN2793.7