CD54/74HC221, CD74HCT221
|
|
- Toby Randall
- 5 years ago
- Views:
Transcription
1 Data sheet acquired from Harris Semiconductor SCHS166B November Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74 HC221, CD74 HCT22 1) /Subject High peed MOS ogic ual onos able ulti- Overriding RESET Terminates Output Pulse Triggering from the Leading or Trailing Edge and Buffered Outputs Separate Resets Wide Range of Output-Pulse Widths Schmitt Trigger on B Inputs Fanout (Over Temperature Range) - Standard Outputs LSTTL Loads - Bus Driver Outputs LSTTL Loads Wide Operating Temperature Range o C to 125 o C Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - 2V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, V IL = 0.8V (Max), V IH = 2V (Min) - CMOS Input Compatibility, I l 1µA at V OL, V OH The HC221, and CD74HCT221 are dual monostable multivibrators with reset. An external resistor (R X ) and an external capacitor (C X ) control the timing and the accuracy for the circuit. Adjustment of R X and C X provides a wide range of output pulse widths from the and terminals. Pulse triggering on the B input occurs at a particular voltage level and is not related to the rise and fall time of the trigger pulse. Once triggered, the outputs are independent of further trigger inputs on A and B. The output pulse can be terminated by a LOW level on the Reset (R) pin. Trailing Edge triggering (A) and leading-edge-triggering (B) inputs are provided for triggering from either edge of the input pulse. On power up, the IC is reset. If either Mono is not used each input (on the unused device) must be terminated either high or low. The minimum value of external resistance, R X, is typically 500Ω. The minimum value of external capacitance, C X, is 0pF. The calculation for the pulse width is t W = 0.7 R X C X at = 4.5V. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD54HC221F -55 to Ld CERDIP CD54HC221F3A -55 to Ld CERDIP CD74HC221E -55 to Ld PDIP CD74HC221M -55 to Ld SOIC CD74HCT221E -55 to Ld PDIP CD74HCT221M -55 to Ld SOIC NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer or die are available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 2000, Texas Instruments Incorporated 1
2 Pinout CD54HC221 (CERDIP) CD74HC221, CD74HCT221 (PDIP, SOIC) TOP VIEW 1A B C X R X 1R C X C X R 2C X R X B 8 9 2A Functional Diagram 1C X 1R X A 1B 1 2 1C X 1C X R X MONO R 3 2R 11 2A B 10 MONO C X 2C X R X 6 7 2C X 2R X 2
3 TRUTH TABLE INPUTS OUTPUTS A B R H X H L H X L H L H L H H H X X L L H L H (Note 3) (Note 3) NOTE: H = High Level, L = Low Level, X = Irrelevant, = Transition from Low to High Level, = Transition from High to Low Level, = One High Level Pulse, = One Low Level Pulse 3. For this combination the reset input must be low and the following sequence must be used: pin 1 (or 9) must be set high or pin 2 (or 10) set low; then pin 1 (or 9) must be low and pin 2 (or 10) set high. Now the reset input goes from low-to-high and the device will be triggered. 3
4 Logic Diagram C P 16 N R X A 1 (9) B 2 (10) R 3 (11) P RESET FF R D C P OP AMP + - R2 15 (7) S R C R X C X M M PP MIRROR VOLTAGE R3 C X MASK FF S R MAIN FF R1 R4 N PULLDOWN FF D C N 14 (6) C X 8 4 (12) (13) 5 C R + - OP AMP 4
5 Absolute Maximum Ratings DC Supply, V to 7V DC Input Diode Current, I IK For V I < -0.5V or V I > + 0.5V ±20mA DC Output Diode Current, I OK For V O < -0.5V or V O > + 0.5V ±20mA DC Drain Current, per Output, I O For -0.5V < V O < + 0.5V ±25mA DC Output Source or Sink Current per Output Pin, I O For V O > -0.5V or V O < + 0.5V ±25mA DC or Ground Current, I CC ±50mA Thermal Information Thermal Resistance (Typical, Note 4) θ JA ( o C/W) θ JC ( o C/W) PDIP Package N/A SOIC Package N/A Maximum Junction Temperature (Plastic Package) o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range, T A o C to 125 o C Supply Range, HC Types V to 6V HCT Types V to 5.5V DC Input or Output, V I, V O V to Input Rise and Fall Time, t r, t f on Inputs A and R 2V ns (Max) 4.5V ns (Max) 6V ns (Max) Input Rise and Fall Time, t r, t f on Input B 2V Unlimited ns (Max) 4.5V Unlimited ns (Max) 6V Unlimited ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 4. θ JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications PARAMETER HC TYPES High Level Input Low Level Input High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads SYMBOL TEST CONDITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V IH V V V V IL V V V V OH V IH or V IL V V V UNITS V V V V OL V IH or V IL V V V V V V 5
6 DC Electrical Specifications (Continued) PARAMETER Input Leakage Current uiescent Device Current HCT TYPES High Level Input Low Level Input High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads Input Leakage Current uiescent Device Current Additional uiescent Device Current Per Input Pin: 1 Unit Load SYMBOL I I I CC or or V IH to 5.5 V IL to ±0.1 - ±1 - ±1 µa µa V V V OH V IH or V IL V V V OL V IH or V IL V I I I CC I CC TEST CONDITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX and or V ±0.1 - ±1 - ±1 µa µa to 5.5 NOTE: For dual-supply systems theoretical worst case (V I = 2.4V, = 5.5V) specification is 1.8mA. HCT Input Loading Table UNITS µa INPUT UNIT LOADS All Inputs 0.3 NOTE: Unit Load is I CC limit specified in DC Electrical Table, e.g., 360µA max at 25 o C. Prerequisite For Switching Function 25 o C -40 o C TO 85 o C -55 o C TO 125 o C PARAMETER SYMBOL (V) MIN TYP MAX MIN MAX MIN MAX UNITS HC TYPES t WL ns A ns ns t WH ns B ns ns 6
7 Prerequisite For Switching Function (Continued) Reset Recovery Time R to A or B Output Pulse Width or C X = 0.1µF R X = 10kΩ Output Pulse Width or C X = 28pF, R X = 2kΩ t WL ns ns ns t SU ns ns ns t W µs t W ns C X = 1000pF, R X = 2kΩ t W µs C X = 1000pF, R X = 10kΩ t W µs HCT TYPES A t WL ns B Reset Recovery Time R to A or B PARAMETER SYMBOL (V) Output Pulse Width or C X = 0.1µF R X = 10kΩ Output Pulse Width or C X = 28pF, R X = 2kΩ t WH ns t WL ns t SU ns t W µs t W ns C X = 1000pF, R X = 2kΩ t W µs C X = 1000pF, R X = 10kΩ t W µs Switching Specifications Input t r, t f = 6ns 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN MAX MIN MAX UNITS PARAMETER SYMBOL TEST CONDITIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN MAX MIN MAX UNITS HC TYPES Trigger A, B, R to t PLH C L = 50pF ns C L = 50pF ns C L = 50pF ns C L = 15pF ns Trigger A, B, R to t PHL C L = 50pF ns C L = 50pF ns C L = 50pF ns C L = 15pF ns 7
8 Switching Specifications Input t r, t f = 6ns (Continued) PARAMETER SYMBOL TEST CONDITIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN MAX MIN MAX UNITS R to t PLH C L = 50pF ns ns ns R to t PHL C L = 50pF ns ns ns Output Transition Time t TLH, t THL C L = 50pF ns ns ns Input Capacitance C IN pf Pulse Width Match Between Circuits in the Same Package C X = 1000pF, R X = 10kΩ to ± % Power Dissipation Capacitance (Notes 5, 6) HCT TYPES Trigger A, B, R to Trigger A, B, R to R to R to CPD pf t PLH C L = 50pF ns C L = 15pF ns t PHL C L = 50pF ns C L = 15pF ns t PLH C L = 50pF ns t PHL C L = 50pF ns Output Transition Time t TLH, t THL C L = 50pF ns ns ns Input Capacitance C IN pf Pulse Width Match Between Circuits in the Same Package C X = 1000pF, R X = 10kΩ to ± % Power Dissipation Capacitance (Notes 5, 6) CPD pf NOTES: 5. C PD is used to determine the dynamic power consumption, per multivibrator. 6. P D = (C PD + C L ) V 2 CC f i + Σ where f i = input frequency, f o = output frequency, C L = output load capacitance, = supply voltage. 8
9 Test Circuits and Waveforms t r C L CLOCK t f C L I t WL + t WH = fcl 90% 50% 50% 50% 10% 10% t r C L = 6ns CLOCK t f C L = 6ns I t WL + t WH = fcl 3V 2.7V 1.3V 1.3V 1.3V 0.3V 0.3V t WL t WH t WL t WH NOTE: Outputs should be switching from 10% to 90% in accordance with device truth table. For f MAX, input duty cycle = 50%. FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH NOTE: Outputs should be switching from 10% to 90% in accordance with device truth table. For f MAX, input duty cycle = 50%. FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH t r = 6ns t f = 6ns t r = 6ns t f = 6ns INPUT 90% 50% 10% INPUT 2.7V 1.3V 0.3V 3V t THL t TLH t THL t TLH INVERTING OUTPUT t PHL t PLH 90% 50% 10% INVERTING OUTPUT t PHL t PLH 90% 1.3V 10% FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC 9
10 Typical Performance Curves CD54/74HC221, CD74HCT R X = 10K R X = 10K = 5V T A = 25 o C t W, PULSE WIDTH (µs) C X = 1µF K FACTOR HCT T A, AMBIENT TEMPERATURE ( o C) , SUPPLY VOLTAGE (V) FIGURE 5. HC/HCT221 OUTPUT PULSE WIDTH vs TEMPERATURE FIGURE 6. HC/HCT221 K FACTOR vs SUPPLY VOLTAGE = 2V = 4.5V t W, PULSE WIDTH (µs) R X = 100K R X = 50K R X = 10K R X = 2K t W, PULSE WIDTH (µs) R X = 100K R X = 50K R X = 10K R X = 2K C X, TIMING CAPACITANCE (pf) C X, TIMING CAPACITANCE (pf) FIGURE 7. HC221 OUTPUT PULSE WIDTH vs C X FIGURE 8. HC/HCT221 OUTPUT PULSE WIDTH vs C X 10
11 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated
CD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167A November 1997 - Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationCD54/74AC245, CD54/74ACT245
CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September 1998 - Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title
More informationCD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520 Data sheet acquired from Harris Semiconductor SCHS216D November 1997 - Revised October 2003 High-Speed CMOS Logic Dual Synchronous Counters [ /Title (CD74
More informationCD54HC297, CD74HC297, CD74HCT297
C54HC297, C74HC297, C74HCT297 ata sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 High-Speed CMOS Logic igital Phase-Locked Loop [ /Title (C74 HC297, C74 HCT29 7) /Subject
More informationCD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060
CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060 Data sheet acquired from Harris Semiconductor SCHS207G February 1998 - Revised October 2003 High-Speed CMOS Logic 14-Stage Binary Counter with Oscillator
More informationCD54HC251, CD74HC251, CD54HCT251, CD74HCT251
Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title
More informationCD54HC75, CD74HC75, CD54HCT75, CD74HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75 Data sheet acquired from Harris Semiconductor SCHS135F March 1998 - Revised October 2003 Dual 2-Bit Bistable Transparent Latch [ /Title (CD74 HC75, CD74 HCT75 )
More informationCD54HC109, CD74HC109, CD54HCT109, CD74HCT109
CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title
More informationCD54HC73, CD74HC73, CD74HCT73
CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E February 1998 - Revised September 2003 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74
More informationCD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538
CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Data sheet acquired from Harris Semiconductor SCHS123E June 1998 - Revised October 2003 High-Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationCD54/74HC297, CD74HCT297
C5/7HC297, C7HCT297 ata sheet acquired from Harris Semiconductor SCHS177A November 1997 - evised May 2000 High-Speed CMOS Logic igital Phase-Locked-Loop [ /Title (C7 HC297, C7 HCT29 7) /Subject Highpeed
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationCD54/74HC4046A, CD54/74HCT4046A
CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed
More informationCD74HC7046A, CD74HCT7046A
Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423 Data sheet acquired from Harris Semiconductor SCHS142F September 1997 - Revised October 2003 High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationCD4538BC Dual Precision Monostable
CD4538BC Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationCD54HC74, CD74HC74, CD54HCT74, CD74HCT74
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74 Data sheet acquired from Harris Semiconductor SCHS124D January 1998 - Revised September 2003 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD54HC166, CD74HC166, CD54HCT166, CD74HCT166
CD54HC166, CD74HC166, CD54HCT166, CD74HCT166 Data sheet acquired from Harris Semiconductor SCHS157C February 1998 - Revised October 2003 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
More informationCD54HC283, CD74HC283, CD54HCT283, CD74HCT283
CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 [ /Title (CD74 HC283, CD74 HCT28 3) /Subject (High Speed CMOS Logic 4-Bit Binary Full Adder Data sheet acquired from Harris Semiconductor SCHS176D November
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationCD54HC139, CD74HC139, CD54HCT139, CD74HCT139
Data sheet acquired from Harris Semiconductor SCHS148D September 1997 - Revised October 2003 CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 High-Speed CMOS Logic Dual 2- to 4-Line Decoder/Demultiplexer [
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationCD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Data sheet acquired from Harris Semiconductor SCHS155C October 1997 - Revised August 2003 CD54HC164, CD74HC164, CD54HCT164, CD74HCT164 High-Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register
More informationCD54HC280, CD74HC280, CD54HCT280, CD74HCT280
Data sheet acquired from Harris Semiconductor SCHS175D November 1997 - Revised October 2003 Features CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker
More informationCD4047BC Low Power Monostable/Astable Multivibrator
Low Power Monostable/Astable Multivibrator General Description The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and
More informationISO-9001 AS9120certi cation ClassQ Military
Datasheet RochesterElectronics ManufacturedComponents Rochester branded components are manufactured using eitherdie/wafers purchasedfrom theoriginalsuppliers orrochesterwafers recreated from the originalip.
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description
More informationCD54HC40103, CD74HC40103, CD74HCT40103
CD54HC40103, CD74HC40103, CD74HCT40103 Data sheet acquired from Harris Semiconductor SCHS221D November 1997 - Revised October 2003 High-Speed CMOS Logic 8-Stage Synchronous Down Counters [ /Title (CD74H
More informationCD54HC14, CD74HC14, CD54HCT14, CD74HCT14
CD54HC14, CD74HC14, CD54HCT14, CD74HCT14 Data sheet acquired from Harris Semiconductor SCHS129F January 1998 - Revised May 2005 High-Speed CMOS Logic Hex Inverting Schmitt Trigger [ /Title (CD74H C14,
More informationCD54HC147, CD74HC147, CD74HCT147
CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F September 1997 - Revised November 2003 High-Speed CMOS Logic 10- to 4-Line Priority Encoder [ /Title (CD74 HC147,
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167E November 1997 - Revised October 2004 CD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More informationMM74HC221A Dual Non-Retriggerable Monostable Multivibrator
September 1983 Revised January 2004 MM74HC221A Dual Non-Retriggerable Monostable Multivibrator General Description The MM74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate
More informationCD54HC10, CD74HC10, CD54HCT10, CD74HCT10
Data sheet acquired from Harris Semiconductor SCHS128C August 1997 - Revised September 2003 CD54HC10, CD74HC10, CD54HCT10, CD74HCT10 High-Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10,
More informationCD54HC132, CD74HC132, CD54HCT132, CD74HCT132
Data sheet acquired from Harris Semiconductor SCHS145E August 1997 - Revised March 2004 CD54HC132, CD74HC132, CD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger [ /Title (CD74
More informationCD54HC112, CD74HC112, CD54HCT112, CD74HCT112
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger [ /Title
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationCD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060
CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060 Data sheet acquired from Harris Semiconductor SCHS207G February 1998 - Revised October 2003 High-Speed CMOS Logic 14-Stage Binary Counter with Oscillator
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More informationIMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationHI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.
HI-HS Data Sheet September 4 FN.4 High Speed, Quad SPST, CMOS Analog Switch The HI-HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit
More informationNE555, SA555, SE555 PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Designed To Be Interchangeable With Signetics NE, SA, and SE
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationObsolete Product(s) - Obsolete Product(s)
DUAL MONOSTABLE MULTIVIBRATOR RETRIGGERABLE/RESETTABLE CAPABILITY TRIGGER AND RESET PROPAGATION DELAYS INDEPENDENT OF R X, C X TRIGGERING FROM LEADING OR TRAILING EDGE Q AND Q BUFFERED OUTPUT AVAILABLE
More informationHCF4538B DUAL MONOSTABLE MULTIVIBRATOR
DUAL MONOSTABLE MULTIVIBRATOR RETRIGGERABLE/RESETTABLE CAPABILITY TRIGGER AND RESET PROPAGATION DELAYS INDEPENDENT OF R X, C X TRIGGERING FROM LEADING OR TRAILING EDGE Q AND Q BUFFERED OUTPUT AVAILABLE
More informationCD54HC4015, CD74HC4015
CD54HC4015, CD74HC4015 Data sheet acquired from Harris Semiconductor SCHS198C November 1997 - Revised May 2003 High Speed CMOS Logic Dual 4-Stage Static Shift Register [ /Title (CD74 HC401 5) /Subject
More informationNE556, SA556, SE556 DUAL PRECISION TIMERS
DUAL PECISION TIMES Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 150 ma Active Pullup or Pulldown Designed to be Interchangeable
More informationCD4069, CD4069-SMD Inverter Circuits
CD4069, CD4069-SMD Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range,
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description
More informationCD4069UBC Inverter Circuits
CD4069UBC Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 500kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.05% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised October 2003 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State [ /Title
More informationMM74HC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationTPS1120, TPS1120Y DUAL P-CHANNEL ENHANCEMENT-MODE MOSFETS
Low r DS(on)... 0.18 Ω at V GS = 10 V 3-V Compatible Requires No External V CC TTL and CMOS Compatible Inputs V GS(th) = 1.5 V Max ESD Protection Up to 2 kv per MIL-STD-883C, Method 3015 1SOURCE 1GATE
More informationCD54HC4017, CD74HC4017
CD54HC4017, CD74HC4017 Data sheet acquired from Harris Semiconductor SCHS200D November 1997 - Revised October 2003 High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs [ /Title (CD74 HC401
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD5HC6A, CD7HC6A, CD5HCT6A, CD7HCT6A Data sheet acquired from Harris Semiconductor SCHSE February 99 - Revised May 3 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More information