NE555, SA555, SE555 PRECISION TIMERS

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "NE555, SA555, SE555 PRECISION TIMERS"

Transcription

1 Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Designed To Be Interchangeable With Signetics NE, SA, and SE description These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor. The threshold and trigger levels normally are two-thirds and one-third, respectively, of V CC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 the threshold level, the flip-flop is reset and the output is low. The reset () input can override all other inputs and can be used to initiate a new timing cycle. When goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between discharge () and ground. The output circuit is capable of sinking or sourcing current up to 00 ma. Operation is specified for supplies of V to V. With a -V supply, output levels are compatible with TTL inputs. The NE is characterized for operation from 0 C to 0 C. The SA is characterized for operation from 0 C to 8 C. The SE is characterized for operation over the full military range of C to C. TA V MAX = V SMALL LINE (D, PS) AVAILABLE OPTIONS CHIP CARRIER (FK) PACKAGE CERAMIC DIP (JG) NE...D, P, PS, OR PW PACKAGE SA...D OR P PACKAGE SE... D, JG, OR P PACKAGE (TOP VIEW) PLASTIC DIP (P) PLASTIC THIN SHRINK SMALL LINE (PW) 0 C to 0 C. V NED NEPS NEP NEPW 0 C to 8 C. V SAD SAP C to C 0. V SED SEFK SEJG SEP The D package is available taped and reeled. Add the suffix R to the device type (e.g., NEDR). The PS and PW packages are only available taped and reeled V CC SE... FK PACKAGE (TOP VIEW) No internal connection Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 00, Texas Instruments Incorporated On products compliant to MIL-PRF-8, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 0 DALLAS, TEXAS

2 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 functional block diagram GER VOLTAGE FUTION TABLE HOLD VOLTAGE PUT ARGE SWITCH Low Irrelevant Irrelevant Low On High </ VDD Irrelevant High Off High >/ VDD >/ VDD Low On High >/ VDD </ VDD As previously established Voltage levels shown are nominal. 8 Î Î R R S Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: can override, which can override. POST OFFICE BOX 0 DALLAS, TEXAS

3 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Input voltage (,,, and ) V CC Output current ± ma Continuous total dissipation See Dissipation Rating Table Package thermal impedance, θ JA (see Note ): D package C/W P package C/W PS package C/W PW package C/W Case temperature for 0 seconds: FK package C Lead temperature, mm (/ inch) from case for 0 seconds: D, P, PS, or PW package C Lead temperature, mm (/ inch) from case for 0 seconds: JG package C Storage temperature range, T stg C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values are with respect to.. The package thermal impedance is calculated in accordance with JESD -. PACKAGE TA C POWER RATING DISSIPATION RATING TABLE DERATING FACTOR ABOVE TA = C TA = 0 C POWER RATING TA = 8 C POWER RATING TA = C POWER RATING FK mw.0 mw/ C 880 mw mw mw JG (SE) 00 mw 8. mw/ C mw mw 0 mw recommended operating conditions MIN MAX UNIT Supply voltage SA, NE. SE. 8 V VI Input voltage (,,, and ) V IO Output current ±00 ma NE 0 0 TA Operating free-air temperature SA 0 8 C SE POST OFFICE BOX 0 DALLAS, TEXAS

4 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 electrical characteristics, V CC = V to V, T A = C (unless otherwise noted) PARAMETER voltage level NE SE TEST CONDITIONS SA MIN TYP MAX MIN TYP MAX = V = V..... current (see Note ) na voltage level =V =V TA = C to C TA = C to C current at 0 V µa voltage level current TA = C to C at at 0 V switch off-state current na voltage (open circuit) Low-level output voltage =V =V TA = C to C TA = C to C = V, IOL = 0 ma TA = C to C 0. = V, IOL = 0 ma TA = C to C = V,.. IOL = 00 ma TA = C to C. = V, IOL = 00 ma.. = V, IOL =. ma TA = C to C 0. = V, IOL = ma TA = C to C 0.8 = V, IOL = 8 ma = V,... IOH = 00 ma TA = C to C High-level output voltage = V, IOH = 00 ma.. V Supply current = V,... IOH = 00 ma TA = C to C Output low, = V 0 0 No load = V Output high, = V No load = V UNIT V V V ma V V ma NOTE : This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure. For example, when = V, the maximum value is R = RA + RB. MΩ, and for = V, the maximum value is 0 MΩ. POST OFFICE BOX 0 DALLAS, TEXAS

5 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 operating characteristics, V CC = V and V Initial error of timing interval Temperature coefficient of timing interval Supply-voltage sensitivity of timing interval Output-pulse rise time Output-pulse fall time PARAMETER Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable Each timer, monostable Each timer, astable TEST CONDITIONS TA = C TA = MIN to MAX TA = C CL = pf, TA = C CL = pf, TA = C SE NE SA MIN TYP MAX MIN TYP MAX 0.%.%* % %.%.% 0 00* * UNIT ppm/ C %/V 00 00* ns 00 00* ns * On products compliant to MIL-PRF-8, this parameter is not production tested. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: RA = kω to 00 kω, C = 0. µf. Values specified are for a device in an astable circuit similar to Figure, with the following component values: RA = kω to 00 kω, C = 0. µf. POST OFFICE BOX 0 DALLAS, TEXAS

6 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 TYPICAL CHARACTERISTICS 0 LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = V 0 LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = 0 V Low-Level Output Voltage V ÏÏÏÏ TA = C TA = C TA = C Low-Level Output Voltage V ÏÏÏÏ TA = C TA= C TA = C V OL 0.0 V OL IOL Low-Level Output Current ma Figure IOL Low-Level Output Current ma Figure V OL Low-Level Output Voltage V LOW-LEVEL PUT VOLTAGE LOW-LEVEL PUT CURRENT ÏÏÏÏ = V TA = C TA = C TA = C ( V CC V ) OH Voltage Drop V DROP BETWEEN SUPPLY VOLTAGE AND PUT HIGH-LEVEL PUT CURRENT.0 TA = C ÏÏÏÏ TA = C TA = C IOL Low-Level Output Current ma 0. 0 = V to V IOH High-Level Output Current ma 00 Figure Figure Data for temperatures below 0 C and above 0 C are applicable for SE circuits only. POST OFFICE BOX 0 DALLAS, TEXAS

7 TYPICAL CHARACTERISTICS SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 Supply Current ma ICC Output Low, No Load TA = C SUPPLY CURRENT SUPPLY VOLTAGE TA = C TA = C Pulse Duration Relative to Value at = 0 V NORMALIZED PUT PULSE DURATION (MONOSTABLE OPERATION) SUPPLY VOLTAGE Supply Voltage V Figure Supply Voltage V Figure 0 Pulse Duration Relative to Value at T A = C NORMALIZED PUT PULSE DURATION (MONOSTABLE OPERATION) FREE-AIR TEMPERATURE = 0 V Propagation Delay Time ns tpd PROPAGATION DELAY TIME LOWEST VOLTAGE LEVEL OF GER PULSE TA = C TA = 0 C TA = C TA = 0 C TA = C TA Free-Air Temperature C Figure Lowest Voltage Level of Trigger Pulse Figure 8 Data for temperatures below 0 C and above 0 C are applicable for SE series circuits only. POST OFFICE BOX 0 DALLAS, TEXAS

8 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 APPLICATION INFORMATION monostable operation For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger () sets the flip-flop (Q goes low), drives the output high, and turns off Q. Capacitor C then is charged through R A until the voltage across the capacitor reaches the threshold voltage of the threshold () input. If has returned to a high level, the output of the threshold comparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q. ( V to V) RA = 9. kω CL = 0.0 µf RL = kω See Figure 9 Input RA 8 RL Output Voltage V/div Input Voltage Output Voltage Capacitor Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. Figure 9. Circuit for Monostable Operation Monostable operation is initiated when voltage falls below the trigger threshold. Once initiated, the sequence ends only if is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q, the output pulse duration is approximately t w =.R A C. Figure is a plot of the time constant for various values of R A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V CC. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval. Applying a negative-going trigger pulse simultaneously to and during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when is not used, it should be connected to V CC. Output Pulse Duration s tw Time 0. ms/div Figure 0. Typical Monostable Waveforms RA = 0 MΩ RA = MΩ RA = 0 kω RA = kω C Capacitance µf RA = 00 kω Figure. Output Pulse Duration Capacitance POST OFFICE BOX 0 DALLAS, TEXAS

9 APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 astable operation As shown in Figure, adding a second resistor, R B, to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R A and R B and then discharges through R B only. Therefore, the duty cycle is controlled by the values of R A and R B. This astable connection results in capacitor C charging and discharging between the threshold-voltage level ( 0. V CC ) and the trigger-voltage level ( 0. V CC ). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage. RA RB C 0.0 µf ( V to V) Open (see Note A) 8 RL Output Voltage V/div t H tl RA = k RL = k RB = k See Figure C = 0. µf Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: Decoupling voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications. Figure. Circuit for Astable Operation Capacitor Voltage Time 0. ms/div Figure. Typical Astable Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 9

10 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 astable operation (continued) APPLICATION INFORMATION Figure shows typical waveforms generated during astable operation. The output high-level duration t H and low-level duration t L can be calculated as follows: 00 k RA + RB = kω t H 0.9 (R A R B) C t L 0.9 (R B) C Other useful relationships are shown below. period t H t L 0.9 (R A R B )C frequency. (R A R B )C Output driver duty cycle t L t H t L Output waveform duty cycle t R H t H B t L R A R B Low-o- t high ratio t L R B t H R A R B R B R A R B f Free-Running Frequency Hz 0 k k 00 0 RA + RB = MΩ RA + RB = 0 MΩ RA + RB = 0 kω C Capacitance µf RA + RB = 00 kω 0 Figure. Free-Running Frequency 00 0 POST OFFICE BOX 0 DALLAS, TEXAS

11 APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 missing-pulse detector The circuit shown in Figure can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure. Input 0.0 µf ( V to V) 8 RL RA Output C Voltage V/div = V RA = kω C = 0. µf See Figure Input Voltage Output Voltage AT Capacitor Voltage Pin numbers shown are shown for the D, JG, P, PS, and PW packages. Figure. Circuit for Missing-Pulse Detector Time 0. ms/div Figure. Completed-Timing Waveforms for Missing-Pulse Detector POST OFFICE BOX 0 DALLAS, TEXAS

12 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 frequency divider APPLICATION INFORMATION By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle. = V RA = 0 Ω C = 0.0 µf See Figure 9 Voltage V/div Input Voltage Output Voltage Capacitor Voltage Time 0. ms/div Figure. Divide-by-Three Circuit Waveforms pulse-width modulation The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to. Figure 8 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 9 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used. POST OFFICE BOX 0 DALLAS, TEXAS

13 APPLICATION INFORMATION SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 Clock Input Modulation Input (see Note A) ( V to V) 8 RL RA Output C Voltage V/div ÏÏ Modulation Input Voltage ÏÏ Clock Input Voltage RA = kω C = 0.0 µf RL = kω See Figure 8 Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered. Figure 8. Circuit for Pulse-Width Modulation Capacitor Voltage Time 0. ms/div Figure 9. Pulse-Width-Modulation Waveforms pulse-position modulation As shown in Figure 0, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used. ( V to V) 8 RL RA Ï RA = kω Ï RB = 00 Ω Ï RL = kω See Figure 0 Modulation Input (see Note A) RB C Output Voltage V/div ÏÏÏ Modulation Input Voltage Ï Output Voltage Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered. Figure 0. Circuit for Pulse-Position Modulation Ï Capacitor Voltage Time 0. ms/div Figure. Pulse-Position-Modulation Waveforms POST OFFICE BOX 0 DALLAS, TEXAS

14 SLFS0C SEPTEMBER 9 REVISED FEBRUARY 00 sequential timer APPLICATION INFORMATION Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure shows a sequencer circuit with possible applications in many systems, and Figure shows the output waveforms. S 0.0 µf 8 CA RA kω 0.00 µf 0.0 µf 8 CB RB kω 0.00 µf 0.0 µf 8 CC RC CA = 0 µf RA = 00 kω Output A Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0. CB =. µf RB = 00 kω Output B CC =. µf RC = 00 kω Output C Figure. Sequential Timer Circuit Voltage V/div See Figure Output A ÏÏÏ Output B ÏÏ t wa twa =. RACA ÏÏÏ t wb twb =. RBCB Output C twc twc =. RCCC t = 0 t Time s/div Figure. Sequential Timer Waveforms POST OFFICE BOX 0 DALLAS, TEXAS

15 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 0 Dallas, Texas Copyright 00, Texas Instruments Incorporated

NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 50 ma Active Pullup or Pulldown Designed to be Interchangeable With Signetics SE556,

More information

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output

More information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply

More information

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation

More information

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description

More information

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY The ULNA is obsolete -ma Rated Collector Current (Single ) High-oltage s... Clamp Diodes ULNA, ULNA, ULNA, ULNA, ULQA, ULQA, SLRSC DECEMBER REISED MAY Inputs Compatible With arious Types of Logic Relay

More information

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR Inputs Are TTL-Voltage Compatible Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators Latch-Up Performance Exceeds 250 ma Per JESD

More information

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS SN, SN7 Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± -V Common-Mode Input Voltage Range Optional-Use

More information

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE Operates From.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4.8 ns at 3.3 V Typical V OLP (Output Ground Bounce) 2

More information

POSITIVE-VOLTAGE REGULATORS

POSITIVE-VOLTAGE REGULATORS SLVS010N JANUARY 1976 REVISED NOVEMBER 2001 3-Terminal Regulators Current up to 100 No External Components Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting Direct Replacements

More information

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS Wide Range of Supply oltages: Single Supply...3 to 30 (LM2904 and LM2904Q...3 to 26 ) or Dual Supplies Low Supply-Current Drain Independent of Supply oltage... 0.7 Typ Common-Mode Input oltage Range Includes

More information

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation

More information

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1 SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 3-State s Drive Bus Lines or Buffer Memory Address Registers PNP s Reduce DC Loading Hysteresis at s Improves Noise Margins description These

More information

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to

More information

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm

More information

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and

More information

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995 Functionally Equivalent to AMD s AM2982 Improved I OH Specificatio Multiple Output Enables Allow Multiuser Control of the Interface Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance

More information

description/ordering information

description/ordering information Two Precision Timing Circuits Per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up To 150 ma Active Pullup or Pulldown Designed to Be Interchangeable With Signetics NE556,

More information

Distributed by: www.jameco.com -800-8- The content and copyrights of the attached material are the property of its owner. NE SA - SE GENERAL PURPOSE SINGLE BIPOLAR TIMERS LOW TURN OFF TIME MAXIMUM OPERATING

More information

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS Equivalent Full-Range Temperature Coefficient... 30 ppm/ C 0.2-Ω Typical Output Impedance Sink-Current Capability...1 ma to 100 ma Low Output Noise Adjustable Output Voltage...V ref to 36 V Available in

More information

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process UBT (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in

More information

Current Mode PWM Controller

Current Mode PWM Controller application INFO available UC1842/3/4/5 Current Mode PWM Controller FEATURES Optimized For Off-line And DC To DC Converters Low Start Up Current (

More information

ua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

ua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage Ranges No Latch-Up Designed to Be Interchangeable

More information

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS

TL431, TL431A ADJUSTABLE PRECISION SHUNT REGULATORS Equivalent Full-Range Temperature Coefficient... 0 ppm/ C 0.-Ω Typical Output Impedance Sink-Current Capability...1 ma to 100 ma Low Output Noise Adjustable Output Voltage...V ref to 6 V Available in a

More information

TL FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION

TL FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION Fully Matches Parameters for SCSI Alternative 2 Active Termination Fixed 2.85-V Output ±1.5% Maximum Output Tolerance at T J = 25 C 1-V Maximum Dropout Voltage 500-mA Output Current ±3% Absolute Output

More information

TL-SCSI285 FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION

TL-SCSI285 FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION Fully Matches Parameters for SCSI Alternative 2 Active Termination Fixed 2.85-V Output ±1% Maximum Output Tolerance at T J = 25 C 0.7-V Maximum Dropout Voltage 620-mA Output Current ±2% Absolute Output

More information

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply

More information

1.5 C Accurate Digital Temperature Sensor with SPI Interface

1.5 C Accurate Digital Temperature Sensor with SPI Interface TMP TMP SBOS7B JUNE 00 REVISED SEPTEMBER 00. C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: -Bit + Sign, 0.0 C ACCURACY: ±. C from

More information

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS Independent Asychronous Inputs and Outputs 16 Words by 5 Bits DC to 10-MHz Rate 3-State Outputs Packaged in Standard Plastic 300-mil DIPs description This 80-bit active-element memory is a monolithic Schottky-clamped

More information

TL431C, TL431AC, TL431I, TL431AI, TL431M, TL431Y ADJUSTABLE PRECISION SHUNT REGULATORS

TL431C, TL431AC, TL431I, TL431AI, TL431M, TL431Y ADJUSTABLE PRECISION SHUNT REGULATORS Equivalent Full-Range Temperature Coefficient... 0 ppm/ C 0.-Ω Typical Output Impedance Sink-Current Capability...1 ma to 100 ma Low Output Noise Adjustable Output Voltage...V ref to 6 V Available in a

More information

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE EPIC (Enhanced-Performance Implanted CMOS) Submicron Process Useful for Jumperless Configuration of PC Motherboard Inputs Accept Voltages to 5.5 V Signals are 2.5-V Outputs Signal is a 3.3-V Output Minimum

More information

NE556 SA556 - SE556 GENERAL PURPOSE DUAL BIPOLAR TIMERS

NE556 SA556 - SE556 GENERAL PURPOSE DUAL BIPOLAR TIMERS NE556 SA556 - SE556 GENERAL PURPOSE DUAL BIPOLAR TIMERS LOW TURN OFF TIME MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz TIMING FROM MICROSECONDS TO HOURS OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES

More information

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423 CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets

More information

The threshold and trigger levels normally are two- Processing Does Not Necessarily Include

The threshold and trigger levels normally are two- Processing Does Not Necessarily Include NA555, NE555, SA555, SE555 SLFS022I SEPTEMBER 973 REVISED SEPTEMBER 204 xx555 Precision Timers Features 3 Description Timing From Microseconds to Hours These devices are precision timing circuits capable

More information

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features

More information

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY Member of the Texas Itruments idebus Family Load Clock and Unload Clock Can Be Asynchronous or Coincident 256 ords by 18 Bits Low-Power Advanced CMOS Technology Full, Empty, and Half-Full Flags Programmable

More information

LM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

LM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS HIGH-PERFORMAE OPERATIONAL AMPLIFIERS D9, OCTOBER 979 REVISED SEPTEMBER 990 Low Input Currents Low Input Offset Parameters Frequency and Transient Response Characteristics Adjustable Short-Circuit Protection

More information

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR WITH CLEA SDAS2A APIL 92 EVISED DECEMBE 99 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage

More information

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply

More information

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS Meet or Exceed the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Very Low Power Consumption 5 mw Typ Wide Driver Supply Voltage Range ±4.5 V to ±15 V Driver Output Slew Rate Limited to

More information

MC3456 DUAL TIMING CIRCUIT

MC3456 DUAL TIMING CIRCUIT Order this document by /D The dual timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. Additional terminals are provided for triggering or resetting

More information

SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS N5465, N465 8-BIT PAAE-OAD IFT EGITE 16C DECEMBE 1982 EVIED MAY 199 Complementary Outputs Direct Overriding oad (Data) Inputs Gated Clock Inputs Parallel-to-erial Data Conversion Package Options Include

More information

ULN2804A DARLINGTON TRANSISTOR ARRAY

ULN2804A DARLINGTON TRANSISTOR ARRAY HIGH-VOLTAGE, HIGH-CURRENT 500-mA-Rated Collector Current (Single ) High-Voltage s...50 V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications Compatible With ULN2800A-Series

More information

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS -MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic

More information

description/ordering information

description/ordering information Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28 Operates From a Single 5-V Power Supply With 1.0-F Charge-Pump Capacitors Operates Up To 120 kbit/s Two Drivers and Two Receivers ±30-V Input

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LM555 Timer General Description The LM555 is a highly stable device for

More information

Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems

Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems Application Report SCBA002A - July 2002 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems Mark McClear Standard Linear & Logic ABSTRACT Many applications require bidirectional data

More information

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SNALS2C, SNAS2A, SNALS2C, SNAS2A SDAS2C JUL 9 REISED AUGUST 99 -State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs Reduce dc Loading Package Optio Include Plastic Small-Outline

More information

TIMING CIRCUIT SEMICONDUCTOR TECHNICAL DATA ORDERING INFORMATION. Figure Second Solid State Time Delay Relay Circuit

TIMING CIRCUIT SEMICONDUCTOR TECHNICAL DATA ORDERING INFORMATION. Figure Second Solid State Time Delay Relay Circuit The MC1455 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In

More information

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS 74A7 Eight Latches in a Single Package -State Bus-Driving True s Full Parallel Access for Loading Buffered Control Inputs Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio

More information

4423 Typical Circuit A2 A V

4423 Typical Circuit A2 A V SBFS020A JANUARY 1978 REVISED JUNE 2004 FEATURES Sine and Cosine Outputs Resistor-Programmable Frequency Wide Frequency Range: 0.002Hz to 20kHz Low Distortion: 0.2% max up to 5kHz Easy Adjustments Small

More information

TCM1030, TCM1050 DUAL TRANSIENT-VOLTAGE SUPPRESSORS

TCM1030, TCM1050 DUAL TRANSIENT-VOLTAGE SUPPRESSORS Meet or Exceed Bell Standard LSSGR Requirements Externally-Controlled Negative Firing Voltage... 90 V Max Accurately Controlled, Wide Negative Firing Voltage Range... V to V Positive Surge Current (see

More information

High-Side Measurement CURRENT SHUNT MONITOR

High-Side Measurement CURRENT SHUNT MONITOR INA39 INA69 www.ti.com High-Side Measurement CURRENT SHUNT MONITOR FEATURES COMPLETE UNIPOLAR HIGH-SIDE CURRENT MEASUREMENT CIRCUIT WIDE SUPPLY AND COMMON-MODE RANGE INA39:.7V to 40V INA69:.7V to 60V INDEPENDENT

More information

CD54/74HC74, CD54/74HCT74

CD54/74HC74, CD54/74HCT74 CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title

More information

TPIC6259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

TPIC6259 POWER LOGIC 8-BIT ADDRESSABLE LATCH POWER OIC 8-BIT ARESSABE ATC ow r S(on).... Ω Typical Avalanche Energy...75 mj Eight Power MOS Transistor Outputs of 5-mA Continuous Current.5-A Pulsed Current Per Output Output Clamp Voltage at Four istinct

More information

AVAILABLE OPTIONS CERAMIC DIP (J) CERAMIC DIP (JG) TL071CPWLE 6 mv TL071ACD TL071ACP 3 mv TL071BCD TL071BCP TL072CP

AVAILABLE OPTIONS CERAMIC DIP (J) CERAMIC DIP (JG) TL071CPWLE 6 mv TL071ACD TL071ACP 3 mv TL071BCD TL071BCP TL072CP Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion.3% Typ TL7, TL7A, TL7B, TL72 Low

More information

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET WITH LEAR AND PRESET SDFS0A MARH 197 REVISED OTOBER 199 Package Optio Include Plastic Small-Outline Packages, eramic hip arriers, and Standard Plastic and eramic 00-mil DIPs description These devices contain

More information

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered

More information

LM556 Dual Timer. an external resistor and capacitor for each timing Adjustable Duty Cycle

LM556 Dual Timer. an external resistor and capacitor for each timing Adjustable Duty Cycle 1 LM556 Dual Timer LM556 SNAS549A MARCH 2000 REVISED OCTOBER 2015 1 Features 3 Description 1 Direct Replacement for SE556/NE556 The LM556 dual-timing circuit is a highly-stable controller capable of producing

More information

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994 WITH CLEA SDAS2A APIL 2 EVISED DECEMBE 4 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage

More information

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SN54HC26, SN74HC26 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS03E MARCH 94 REVISED JULY 2003 Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Interface Directly With System

More information

PRECISION VOLTAGE REGULATORS

PRECISION VOLTAGE REGULATORS SLVS057B AUGUST 1972 RESED AUGUST 1995 150-mA Load Current Without External Power Transistor Typically 0.02% Input Regulation and 0.03% Load Regulation (µa723m) Adjustable Current Limiting Capability Input

More information

2 C Accurate Digital Temperature Sensor with SPI Interface

2 C Accurate Digital Temperature Sensor with SPI Interface TMP125 2 C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: 10-Bit, 0.25 C ACCURACY: ±2.0 C (max) from 25 C to +85 C ±2.5 C (max) from

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD SINGLE TIMER UNISONIC TECHNOLOGIES CO., LTD DESCRIPTION The UTC NE555 is a highly stable timer integrated circuit. It can be operated in both Astable and Monostable mode. With monostable operation, the

More information

LMC555 CMOS Timer. Features. Block and Connection Diagrams. Pulse Width Modulator. October 2003

LMC555 CMOS Timer. Features. Block and Connection Diagrams. Pulse Width Modulator. October 2003 LMC555 CMOS Timer General Description The LMC555 is a CMOS version of the industry standard 555 series general purpose timers. In addition to the standard package (SOIC, MSOP, and MDIP) the LMC555 is also

More information

TPA6110A2 150-mW STEREO AUDIO POWER AMPLIFIER

TPA6110A2 150-mW STEREO AUDIO POWER AMPLIFIER TPA6A2 5-mW STEREO AUDIO POWER AMPLIFIER SLOS34 DECEMBER 2 5 mw Stereo Output PC Power Supply Compatible Fully Specified for 3.3 V and 5 V Operation Operation to 2.5 V Pop Reduction Circuitry Internal

More information

Current Mode PWM Controller

Current Mode PWM Controller Current Mode PWM Controller UC1842/3/4/5 FEATURES Optimized For Off-line And DC To DC Converters Low Start Up Current (

More information

CD74HC374, CD74HCT374, CD74HC574, CD74HCT574

CD74HC374, CD74HCT374, CD74HC574, CD74HCT574 ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74

More information

SN74ACT ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SN74ACT ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY dependent Asynchronous puts and puts ow-power Advanced CMOS Technology Bidirectional Dual 024 by 9 Bits Programmable Almost-Full/Almost-Empty Flag Empty, Full, and alf-full Flags SN74ACT2235 ASYNCRONOUS

More information

MAX211 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

MAX211 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION ESD Protection for RS-232 Bus Pins ±5 kv, Human-Body Model Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards Operates at 5-V V CC Supply Four Drivers and Five Receivers Operates

More information

SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES700 OCTOBER 2007

SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES700 OCTOBER 2007 1 SN74SSTV32852-EP 1FEATURES 2 Controlled Baseline Supports SSTL_2 Data s One Assembly/Test Site, One Fabrication Outputs Meet SSTL_2 Class II Specifications Site Differential Clock (CLK and CLK) s Extended

More information

TSL220 LIGHT-TO-FREQUENCY CONVERTER

TSL220 LIGHT-TO-FREQUENCY CONVERTER TSL0 SOES00 AUGUST 0 REVISED JUNE High-Resolution onversion of Light Intensity to Frequency Wide Dynamic Range... db Variable (and Single) Supply Range... V to V High Linearity...Typically Within % of

More information

IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the

More information

CD54/74HC10, CD54/74HCT10

CD54/74HC10, CD54/74HCT10 Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject

More information

Description The PT8000 series is a 60 A highperformance,

Description The PT8000 series is a 60 A highperformance, PT8000 5V 60 Amp High-Performance Programmable ISR SLTS135A (Revised 4/5/2001) Features 60A Output Current Multi-Phase Topology +5V Input 5-bit Programmable: 1.3V to 3.5V 1.075V to 1.850V High Efficiency

More information

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS Dependable Texas Instruments Quality and Reliability description These devices contain six independent inverters. SN404, SN4LS04, SN4S04, SN404... J PACKAGE SN4LS04, SN4S04... J OR W PACKAGE SN7404...

More information

SM77D Series 3.3 V CMOS Clock Oscillators January 2016

SM77D Series 3.3 V CMOS Clock Oscillators January 2016 January 206 Pletronics SM77D Series is a quartz crystal controlled precision square wave generator with a CMOS output. The SM77D series will directly interface TTL devices also. The package is designed

More information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

3.3 V Dual LVTTL to DIfferential LVPECL Translator 1 SN65LVELT22 www.ti.com... SLLS928 DECEMBER 2008 3.3 V Dual LVTTL to DIfferential LVPECL Translator 1FEATURES 450 ps (typ) Propagation Delay Operating Range: V CC 3.0 V to 3.8 with GND = 0 V

More information

description NC/FB PG GND EN OUT OUT IN IN D PACKAGE (TOP VIEW) TPS76533 DROPOUT VOLTAGE vs FREE-AIR TEMPERATURE

description NC/FB PG GND EN OUT OUT IN IN D PACKAGE (TOP VIEW) TPS76533 DROPOUT VOLTAGE vs FREE-AIR TEMPERATURE TPS76515, TPS76518, TPS76525, TPS76527 150-mA Low-Dropout Voltage Regulator Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions Dropout Voltage to 85

More information

Application Report ...

Application Report ... Application Report SLVA322 April 2009 DRV8800/DRV8801 Design in Guide... ABSTRACT This document is provided as a supplement to the DRV8800/DRV8801 datasheet. It details the steps necessary to properly

More information

TIL300, TIL300A PRECISION LINEAR OPTOCOUPLER

TIL300, TIL300A PRECISION LINEAR OPTOCOUPLER ac or dc Signal Coupling Wide Bandwidth...>200 khz High Transfer-Gain Stability...±0.0%/ C 00 V Peak Isolation UL Approval Pending Applications Power-Supply Feedback Medical-Sensor Isolation Opto Direct-Access

More information

Stepper Motor Drive Circuit

Stepper Motor Drive Circuit Stepper Motor Drive Circuit FEATURES Full-Step, Half-Step and Micro-Step Capability Bipolar Output Current up to 1A Wide Range of Motor Supply Voltage 10-46V Low Saturation Voltage with Integrated Bootstrap

More information

CD54/74HC4046A, CD54/74HCT4046A

CD54/74HC4046A, CD54/74HCT4046A CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed

More information

TLE214x, TLE214xA, TLE214xY EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

TLE214x, TLE214xA, TLE214xY EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS Low Noise 10 Hz... 15 n/ Hz 1 khz... 10.5 n/ Hz 10 000-pF Load Capability 20-mA Min Short-Circuit Output Current 27-/µs Min Slew Rate High Gain-Bandwidth Product... 5.9 MHz Low IO... 500 µ Max at 25 C

More information

PLETRONICS NCF4 Series

PLETRONICS NCF4 Series NCF4 2.0 x 2.5 x 1.0 mm LCC Ceramic Package Electrical Characteristics Features Pletronics NCF4 Series Temperature Compensated Crystal Oscillator Optional Voltage Control Function Clipped Sine Wave Output

More information

UCC38C42 25-Watt Self-Resonant Reset Forward Converter Reference Design

UCC38C42 25-Watt Self-Resonant Reset Forward Converter Reference Design Reference Design UCC38C42 25-Watt Self-Resonant Reset Forward Converter Reference Design UCC38C42 25-Watt Self-Resonant Reset Forward Converter Lisa Dinwoodie Power Supply Control Products Contents 1 Introduction.........................................................................

More information

PLETRONICS TCD4 FEMTOCELL Series

PLETRONICS TCD4 FEMTOCELL Series TCD4 Femto 3.2 x 5.0 x 1.50 mm LCC Ceramic Package Features Pletronics TCD4 Femtocell Series Temperature Compensated Crystal Oscillator Optional Voltage Control Function Low Power / Fast Warm Up Clipped

More information

TPS9103 POWER SUPPLY FOR GaAs POWER AMPLIFIERS

TPS9103 POWER SUPPLY FOR GaAs POWER AMPLIFIERS Charge Pump Provides Negative Gate Bias for Depletion-Mode GaAs Power Amplifiers Buffered Clock Output to Drive Additional External Charge Pump 35-mΩ High-Side Switch Controls Supply Voltage to the GaAs

More information

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR Qualified for Automotive Applications Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of R X, C X Triggering From the Leading or Trailing Edge Q and Q Buffered Outputs

More information

PLETRONICS OeD4 Series

PLETRONICS OeD4 Series OeD4 3.2 x 5.0 x 1.50 mm LCC Ceramic Package Features Pletronics OeXO Series Ovenized equivalent Temperature Compensated Crystal Oscillator Optional Voltage Control Function Low Power / Fast Warm Up CMOS

More information

RoHS Compliant Product

RoHS Compliant Product RoHS Compliant Product Description The SMSNE555 is a highly stable timer IC that can be operated in astable mode and monostable mode. For monostable mode: time delay is controlled by one external and one

More information

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion INTEGRATED CIRCUITS 16-bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion 2000 Jul 18 FEATURES 5 Ω typical r on Pull-up on B ports Undershoot

More information

TPS51124 User s Guide. SLUU252A APRIL 2006 Revised JULY High Performance Synchronous Buck EVM Using the TPS User s Guide

TPS51124 User s Guide. SLUU252A APRIL 2006 Revised JULY High Performance Synchronous Buck EVM Using the TPS User s Guide High Performance Synchronous Buck EVM Using the TPS51124 User s Guide 1 SLUU252A APRIL 2006 Revised JULY 2008 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 Convert TTL Voltage Levels to MOS Levels High Sink-Current

More information

Pin-Out Information Pin Function. Inhibit (30V max) Pkg Style 200

Pin-Out Information Pin Function. Inhibit (30V max) Pkg Style 200 PT6 Series Amp Adjustable Positive Step-down Integrated Switching Regulator SLTS29A (Revised 6/3/2) 9% Efficiency Adjustable Output Voltage Internal Short Circuit Protection Over-Temperature Protection

More information

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS The RM4136 and RV4136 are obsolete and are no longer supplied. Continuous Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption

More information

CD4047BC Low Power Monostable/Astable Multivibrator

CD4047BC Low Power Monostable/Astable Multivibrator Low Power Monostable/Astable Multivibrator General Description The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and

More information

74LVC273 Octal D-type flip-flop with reset; positive-edge trigger

74LVC273 Octal D-type flip-flop with reset; positive-edge trigger INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Wide supply voltage range of 1.2V to 3.6V Conforms to

More information

TIL306, TIL307 NUMERIC DISPLAYS WITH LOGIC

TIL306, TIL307 NUMERIC DISPLAYS WITH LOGIC SOLID-STATE DISPLAYS WITH INTEGRAL TTL MSI CIRCUIT CHIP FOR USE IN ALL SYSTEMS WHERE THE DATA TO BE DISPLAYED IS THE PULSE COUNT 6,9-mm (0.270-Inch) Character Height High Luminous Inteity TIL306 Has Left

More information

LV55D Series 3.3 V LVDS Clock Oscillators February 2016

LV55D Series 3.3 V LVDS Clock Oscillators February 2016 LV55D Series 3.3 V February 206 Pletronics LV55D Series is a quartz crystal controlled precision square wave generator with an LVDS output. The package is designed for high density surface mount designs.

More information