SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS
|
|
- Melanie Antonia Thompson
- 6 years ago
- Views:
Transcription
1 SN, SN7 Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± -V Common-Mode Input Voltage Range Optional-Use Built-In -Ω Line- Terminating Resistor Individual Frequency-Response Controls Individual Channel Strobes Designed for Use With SN, SN7, SN, and SN7 Drivers Designed to Be Interchangeable With National DS9 Line Receivers SLLS7D SEPTEMBER 97 REVISED MAY 998 SN...J OR W PACKAGE SN7...N PACKAGE (TOP VIEW) YS YP STRB RTC B R T A GND V CC YS YP STRB RTC B R T A SN... FK PACKAGE (TOP VIEW) YP YS NC VCC YS description The SN and SN7 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the differential input voltage. The open-collector output configuration permits the wire-anding of similar TTL outputs (such as SN/SN7) or other SN/SN7 line receivers. This permits a level of logic to be implemented without extra delay. The output stages are similar to TTL totem-pole outputs, but with sink outputs, YS and YS, and the corresponding active pullup terminals, YP and YP, available on adjacent package pins. The frequency response and noise immunity may be provided by a single external capacitor. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level. The SN is characterized for operation over the full military temperature range of C to C. The SN7 is characterized for operation from C to 7 C. STRB FUNCTION TABLE DIFF INPUT (A AND B) STRB RTC NC B R T OUTPUT (YP AND YS TIED TOGETHER) L X H H L H H H L H = VI VIH min or VID more positive than VT+ max L = VI VIL max or VID more negative thanvt max X = irrelevant A GND NC A RT NC No internal connection YP STRB NC RTC B Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 998, Texas Instruments Incorporated POST OFFICE BOX DALLAS, TEXAS 7
2 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 logic symbol B A RT STRB RTC B A RT STRB RTC 7 9 RT RSP & YP YS YP YS This symbol is in accordance with ANSI/IEEE Std 9-98 and IEC Publication 7-. logic diagram (positive logic) B A RT RTC STRB 7 YP (Pullup) YS (Sink) B 9 A RT RTC STRB YP (Pullup) YS (Sink) POST OFFICE BOX DALLAS, TEXAS 7
3 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 schematic (each receiver) k k R T, Strobe, Response Time Control, V.7 k V k V VCC pf. k. k. k pf. k. k Input 7.9 A 8 k 7 k 8 k 7 k k, Pullup YP Input. B k, Sink Output YS. k 8 GND Common to Both Receivers. k V Resistor values are nominal and in ohms. Pin numbers shown are for the J, N, and W packages. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Input voltage V I (A, B, and R T ) ± V Input voltage V I (STRB) V Off-state voltage applied to open-collector outputs V Continuous total power dissipation See Dissipation Rating Table Storage temperature range, T stg C to C Case temperature for seconds: FK package C Lead temperature, mm (/ inch) from case for seconds: J or W package C Lead temperature, mm (/ inch) from case for seconds: N package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : All voltage values, except differential input voltage, are with respect to network ground terminal. POST OFFICE BOX DALLAS, TEXAS 7
4 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 PACKAGE TA C POWER RATING DISSIPATION RATING TABLE DERATING FACTOR ABOVE TA = C TA = 7 C POWER RATING TA = C POWER RATING FK 7 mw. mw/ C 88 mw 7 mw J 7 mw. mw/ C 88 mw 7 mw N mw 9. mw/ C 7 mw W mw 8. mw/ C mw mw In the FK, J, and W packages, SN chips are either silver glass or alloy mounted. SN7 chips are glass mounted. recommended operating conditions SN SN7 MIN NOM MAX MIN NOM MAX UNIT Supply voltage, VCC...7. V High-level input voltage at STRB, VIH.. V Low-level input voltage at STRB, VIL.. V High-level output current, IOH ma Low-level output current, IOL ma Operating free-air temperature, TA 7 C POST OFFICE BOX DALLAS, TEXAS 7
5 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) VIT + VIT VICR VOH VOL IIL ISH ISL I(RTC) IO(off) RT IOS PARAMETER Positive-going threshold voltage Negative-going threshold voltage Common-mode input voltage range TEST CONDITIONS SN SN7 MIN TYP MAX MIN TYP MAX VO =. V, IOL = ma, VIC = mv VO =. V, IOH = ma, VIC = mv VID = ± V High-level l ouput VCC = MIN, VID =. V, voltage IOH = ma Low-level output voltage VCC = MIN, IOL = ma VID =. V, Low-level l input VCC = MAX, VI =. V, current Other input at. V + to + to 9 + to TA = MIN.. + to 9 UNIT TA = C.... V TA = MAX V TA = MIN.9.9 TA = C ma TA = MAX.7.7 High-level strobe VCC = MIN, VID =. V, TA = C current Vstrobe =. V TA = MAX Low-level strobe current Response-timecontrol current VCC = MAX, Vstrobe =. V VCC = MAX, VRC = VID =. V, VID =. V, V µa TA = C.... ma TA = C.... ma VCC = MIN, VOH = V, TA = C Off-state VID =. V TA = MAX open-collector output current VCC = MIN, VOH =. V, TA = C VID =.7 V TA = MAX Line-terminating resistance Supply-circuit output current# VCC = V TA = C Ω VCC = MAX, VO = VCC = MAX, VIC = VID =. V, µa TA = C 8 ma Supply current VID =. V, ICC (both receivers) TA = C ma Unless otherwise noted, Vstrobe =. V. All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. All typical values are at VCC = V, TA = C, and VIC =. Differential voltages are at the B input terminal with respect to the A input terminal. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltages only. # Only one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second. POST OFFICE BOX DALLAS, TEXAS 7
6 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 switching characteristics, V CC = V, C L = pf, T A = C tplh tphl PARAMETER Propagation delay time, low-to-high level output Propagation delay time, high-to-low level output TEST CONDITIONS SN SN7 MIN TYP MAX MIN TYP MAX UNIT RL =.9 kω, See Figure ns RL = 9 Ω, See Figure 7 ns PARAMETER MEASUREMENT INFORMATION Open. V V Input Pulse Generator (see Note A) B A RT STRB YP YS Response Time Control Open RL VO CL = pf (see Note B) ns Differential Input % Output ns 9% 9% V V % tphl tplh. V. V V V VOH VOL TEST CIRCUIT VOLTAGE WAVEFORM NOTES: A. The pulse generator has the following characteristics: ZO = Ω, PRR khz, tw ns, duty cycle = %. B. CL includes probe and jig capacitance. Figure. Test Circuit and Voltage Waveforms POST OFFICE BOX DALLAS, TEXAS 7
7 SN, SN7 TYPICAL CHARACTERISTICS SLLS7D SEPTEMBER 97 REVISED MAY 998 INPUT CURRENT INPUT VOLTAGE VCC = V Input Not Under Test at V TA = C II Input Current ma VI Input Voltage V Figure CC ICC Output Voltage V I VCC =. V FREE-AIR TEMPERATURE VOH (VID =. V, IOH = ma) VO Output Voltage V COMMON-MODE INPUT VOLTAGE No Load TA = C VCC =. V VCC = V VCC =. V VID = V.8. Î VOL (VID =. V, IOL = ma) VID = V 7 7 TA Free-Air Temperature C Figure Figure VIC Common-Mode Input Voltage V Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. POST OFFICE BOX DALLAS, TEXAS 7 7
8 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 TYPICAL CHARACTERISTICS VOH V High-Level Output Voltage V HIGH-LEVEL HIGH-LEVEL OUTPUT CURRENT Î VCC =. V VCC = V Î VCC =. V Î VID =. V Î TA = C VOL V Low-Level Output Voltge V.... LOW-LEVEL LOW-LEVEL OUTPUT CURRENT VID =. V TA = C VCC =. V VCC =. V IOH High-Level Output Current ma IOL Low-Level Output Current ma Figure Figure VO V O Output Voltage V Á DIFFERENTIAL INPUT VOLTAGE TA = C TA = C VCC = V Load = kω to VCC TA = C VO V O Output Voltage V DIFFERENTIAL INPUT VOLTAGE VCC =. V VCC = V VCC =. V.... Load = kω to VCC TA = C VID Differential Input Voltage V VID Differential Input Voltage V Figure 7 Figure 8 8 POST OFFICE BOX DALLAS, TEXAS 7
9 SN, SN7 TYPICAL CHARACTERISTICS SLLS7D SEPTEMBER 97 REVISED MAY 998 VCC =. V STROBE INPUT VOLTAGE Á No Load Á Î VID =. V TA = C STROBE INPUT VOLTAGE VCC = V No Load VID =. V VO V O Output Voltage V VCC = V VCC =. V VO V O Output Voltage V TA = C TA = C TA = C.... Vstrobe Strobe Input Voltage V.... Vstrobe Strobe Input Voltage V Figure 9 Figure No Load TA = C SUPPLY CURRENT (BOTH RECEIVERS) SUPPLY VOLTAGE SUPPLY CURRENT (BOTH RECEIVERS) FREE-AIR TEMPERATURE ICC CC Supply Current ma I B Input at VCC A Input at V B Input at V A Input at VCC 7 8 ICC Supply Current ma VCC =. V B Input at. V A Input at V 7 7 VCC Supply Voltage V TA Free-Air Temperature C Figure Figure Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. POST OFFICE BOX DALLAS, TEXAS 7 9
10 SN, SN7 SLLS7D SEPTEMBER 97 REVISED MAY 998 TYPICAL CHARACTERISTICS PROPAGATION DELAY TIMES FREE-AIR TEMPERATURE MAXIMUM OPERATING FREQUENCY RESPONSE-TIME-CONTROL CAPACITANCE Propagation Delay Times ns 7 VCC = V See Figure tphl (RL = 9 Ω) tplh (RL =.9 kω) 7 TA Free-Air Temperature C fmax Maximum Operating Frequency Hz M M k k VCC = V Input:.-V to.-v Square Wave TA = C... Response-Time-Control Capacitance µf Figure Figure Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. APPLICATION INFORMATION Location Location ZO ZO Location Location Location Twisted Pair Location SN7 Driver SN7 Receiver ZO = RT. A capacitor may be connected in series with ZO to reduce power dissipation. Figure. Basic Party-Line or Data-Bus Differential Data Transmission POST OFFICE BOX DALLAS, TEXAS 7
11 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 998, Texas Instruments Incorporated
ua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationMC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER
Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationSN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER
SN Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and RS-8 and ITU Recommendation V.. Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments -State s Common-Mode Voltage
More informationMC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS
MC89, MC89A, SN89, SN89A, SN789, SN789A SLLS9B SEPTEMPER 97 REVISED MAY 99 Input Resistance... kω to 7 kω Input Signal Range...± V Operate From Single -V Supply Built-In Input Hysteresis (Double Thresholds)
More informationSN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS
PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT VERY HIGH SPEEDS Characterized for Use to 00 ma High-Voltage Outputs No Output Latch-Up at 0 V (After Conducting 00 ma) High-Speed Switching Circuit Flexibility
More informationSN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationSN QUADRUPLE HALF-H DRIVER
-A -Current Capability Per Driver Applications Include Half-H and Full-H Solenoid Drivers and Motor Drivers Designed for Positive-Supply Applications Wide Supply-Voltage Range of 4.5 V to 6 V TTL- and
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationSN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input positive-nand
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationSN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS
Compare Two -Bit Words Totem-Pole Outputs () ALS Are Identical to ALS2 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
More informationCDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS
Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and CMOS-Compatible Outputs Distributes One Clock Input to Eight Outputs Four Same-Frequency
More informationSN75374 QUADRUPLE MOSFET DRIVER
SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationSN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Very Low Power Consumption 5 mw Typ Wide Driver Supply Voltage Range ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationSN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995
Functionally Equivalent to AMD s AM2982 Improved I OH Specificatio Multiple Output Enables Allow Multiuser Control of the Interface Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance
More informationSN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS
SLRSB DECEMBER REVISED SEPTEMBER HIGH-VOLTAGE HIGH-CURRENT -ma Rated Collector Current (Single ) High-Voltage s... V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationSN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Optio Include Plastic Small-Outline
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationULN2804A DARLINGTON TRANSISTOR ARRAY
HIGH-VOLTAGE, HIGH-CURRENT 500-mA-Rated Collector Current (Single ) High-Voltage s...50 V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications Compatible With ULN2800A-Series
More informationSN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and
More informationSN54HC04, SN74HC04 HEX INVERTERS
SCLS07B DECEMBER 92 REVISED MAY 997 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationSN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS
SN676B, SN776B Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus
More informationdescription V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationSN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationSN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input exclusive-or
More informationSN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
-State Buffer-Type s Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 00-mil DIPs,
More information74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74A7 Eight Latches in a Single Package -State Bus-Driving True s Full Parallel Access for Loading Buffered Control Inputs Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio
More informationSN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
Members of the Texas Itruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Bus Driving True s Full Parallel Access for Loading Flow-Through Architecture Optimizes PCB Layout Distributed and
More informationSN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Inputs Are TTL Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Optio Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N)
More informationULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS
ULNA, ULNA, ULNA, ULNA SLRS DECEMBER REVISED APRIL HIGH-VOLTAGE HIGH-CURRENT -ma Rated Collector Current (Single ) High-Voltage s... V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver
More information54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm
More informationSN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
Dual Versions of Highly Stable SN542 and SN742 One Shots SN5422 and SN7422 Demonstrate Electrical and Switching Characteristics That Are Virtually Identical to the SN542 and SN742 One Shots Pinout Is Identical
More informationSN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS
Independent Asychronous Inputs and Outputs 16 Words by 5 Bits DC to 10-MHz Rate 3-State Outputs Packaged in Standard Plastic 300-mil DIPs description This 80-bit active-element memory is a monolithic Schottky-clamped
More informationTL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationLM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS
Single Supply or Dual Supplies Wide Range of Supply Voltage...2 V to 36 V Low Supply-Current Drain Independent of Supply Voltage... 0.8 ma Typ Low Input Bias Current... 25 Typ Low Input Offset Current...3
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More information54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
4AC64, 74AC64 6-BIT BUS TRANSCEIVERS SCAS3A MARCH 990 REVISED APRIL 996 Members of the Texas Itruments Widebus Family 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture
More informationULN2001A THRU ULN2004A DARLINGTON TRANSISTOR ARRAYS
ULNA THRU ULNA SLRS D, DECEMBER REVISED APRIL HIGH-VOLTAGE HIGH-CURRENT -ma Rated Collector Current (Single ) High-Voltage s... V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping
More informationSN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators
More informationSN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
WITH CLEA SDAS2A APIL 92 EVISED DECEMBE 99 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage
More informationSN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
3-State s Drive Bus Lines Directly PNP s Reduce dc Loading on Bus Lines Hysteresis at Bus s Improves Noise Margins Typical Propagation Delay Times Port to Port, 8 ns TYPE IOL (SINK CURRENT) IOH (SOURCE
More informationdescription 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1
SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244 3-State s Drive Bus Lines or Buffer Memory Address Registers PNP s Reduce DC Loading Hysteresis at s Improves Noise Margins description These
More informationSN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY
Member of the Texas Itruments idebus Family Load Clock and Unload Clock Can Be Asynchronous or Coincident 256 ords by 18 Bits Low-Power Advanced CMOS Technology Full, Empty, and Half-Full Flags Programmable
More information54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS
SCAS032A JUL 187 REVISED APRIL 13 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio Minimize High-Speed
More informationL293, L293D QUADRUPLE HALF-H DRIVERS
Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range:.5 V to V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional
More informationSN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994
WITH CLEA SDAS2A APIL 2 EVISED DECEMBE 4 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationSN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More information6N135, 6N136, HCPL4502 OPTOCOUPLERS/OPTOISOLATORS
Compatible with TTL Inputs High-Speed Switching... Mbit/s Typ Bandwidth...2 MHz Typ High Common-Mode Transient Immunity... 000 V/µs Typ High-Voltage Electrical Insulation... 3000 Vdc Min Open-Collector
More informationTL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER
8-Bit Resolution Linearity... ±1/2 LSB Maximum Differential Nonlinearity...±1/2 LSB Maximum Conversion Rate...60 MHz Min Nominal Output Signal Operating Range V CC to V CC 1 V TTL Digital Input Voltage
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process UBT (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationLM139, LM139A, LM239, LM239A, LM339 LM339A, LM339Y, LM2901, LM2901Q QUAD DIFFERENTIAL COMPARATORS SLCS006C OCTOBER 1979 REVISED NOVEMBER 1996
Single Supply or Dual Supplies Wide Range of Supply Voltage 2 V to 36 V Low Supply-Current Drain Independent of Supply Voltage... 0.8 ma Typ Low Input Bias Current...25 na Typ Low Input Offset Current...3
More information74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
74ACT62 Independent Registers and Enables for A and B Buses Multiplexed Real-Time and Stored Data Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio Minimize High-Speed Switching
More informationSN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SNALS2C, SNAS2A, SNALS2C, SNAS2A SDAS2C JUL 9 REISED AUGUST 99 -State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs Reduce dc Loading Package Optio Include Plastic Small-Outline
More informationua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS
-MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic
More informationPCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE
EPIC (Enhanced-Performance Implanted CMOS) Submicron Process Useful for Jumperless Configuration of PC Motherboard Inputs Accept Voltages to 5.5 V Signals are 2.5-V Outputs Signal is a 3.3-V Output Minimum
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More informationNE556, SA556, SE556, SE556C DUAL PRECISION TIMERS
Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 50 ma Active Pullup or Pulldown Designed to be Interchangeable With Signetics SE556,
More informationSN75154 QUADRUPLE LINE RECEIVER
Meets or Exceeds the Requirements of NSI Standard EI/I-22-E and IU Recommendation V.28 Input Resistance... kω to 7 kω Over Full EI/I-22-E Voltage Range Input hreshold djustable to Meet Fail-Safe Requirements
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationLM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES
Fast Response Times Strobe Capability Maximum Input Bias Current...3 na Maximum Input Offset Current...7 na Can Operate From Single -V Supply Designed Be Interchangeable With National Semiconducr LM, LM,
More informationCDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995
Low Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation pplications Operates at 3.3-V LVTTL-Compatible Inputs and s Supports Mixed-Mode Signal Operation (-V Input and Voltages With 3.3-V )
More informationSN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS
Dependable Texas Instruments Quality and Reliability description These devices contain six independent inverters. SN5404, SN54LS04, SN54S04, SN5404... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE SN7404...
More informationua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage Ranges No Latch-Up Designed to Be Interchangeable
More informationSN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS
SN11, SN711 DUAL DIFFERENTIAL RECEIVERS Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± 1-V Common-Mode
More informationTL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
WITH LEAR AND PRESET SDFS0A MARH 197 REVISED OTOBER 199 Package Optio Include Plastic Small-Outline Packages, eramic hip arriers, and Standard Plastic and eramic 00-mil DIPs description These devices contain
More informationSN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS
Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity SN5414, SN54LS14, SN5414, SN54LS14...J OR W PACKAGE SN7414... D, N, OR NS PACKAGE SN74LS14... D, DB, OR N PACKAGE
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationTL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Function Totem-Pole Outputs for 200-mA Sink or Source Current Output Control Selects Parallel or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either Output
More informationL293D QUADRUPLE HALF-H DRIVER
00-m Current Capability Per Driver Pulsed Current.- Per Driver Clamp Diodes for Inductive Transient Suppression Wide Supply Voltage Range 4.5 V to V Separate -ogic Supply Thermal Shutdown Internal ESD
More information