TLC555, TLC555Y LinCMOS TIMERS
|
|
- Julianna Sparks
- 5 years ago
- Views:
Transcription
1 ery Low Power Consumption mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink 00 ma Typ Source 0 ma Typ Output Fully Compatible With CMOS, TTL, and MOS Low Supply Current Reduces Spikes During Output Transitions Single-Supply Operation From 2 to 5 Functionally Interchangeable With the NE555; Has Same Pinout ESD Protection Exceeds 2000 Per MIL-STD-3C, Method TRIG OUT D, DB, JG, P, OR PW PACKAGE (TOP IEW) GND TRIG OUT RESET FK PACKAGE (TOP IEW) GND DD DD DISCH THRES CONT DISCH THRES description The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS process. The timer is fully compatible with CMOS, TTL, and RESET MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage. Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering. While the CMOS output is capable of sinking over 00 ma and sourcing over 0 ma, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555. The TLC555C is characterized for operation from 0 C to 70 C. The TLC555I is characterized for operation from 40 C to 5 C. The TLC555M is characterized for operation over the full military temperature range of 55 C to 25 C. CONT No internal connection This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 k according to MIL-STD-3C, Method 305; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments. LinCMOS is a trademark of Texas Instruments Incorporated. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX DALLAS, TEXAS Copyright 997, Texas Instruments Incorporated
2 TA 0 C to 70 C 40 C to 5 C 55 C to 25 C DD RANGE SMALL OUTLINE (D) AAILABLE OPTIONS PACKAGED DEICES SSOP (DB) CHIP CARRIER (FK) CERAMIC DIP (JG) PLASTIC DIP (P) TSSOP (PW) 2 to 5 TLC555CD TLC555CDBLE TLC555CP TLC555CPWLE CHIP FORM (Y) 3 to 5 TLC555ID TLC555IP TLC555Y 5 to 5 TLC555MD TLC555MFK TLC555MJG TLC555MP The D package is available taped and reeled. Add the R suffix to device type (e.g., TLC555CDR). The DB and PW packages are only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC555CDBLE). Chips are tested at 25 C. RESET OLTAGE functional block diagram TRIGGER OLTAGE FUTION TABLE THRESHOLD OLTAGE OUTPUT DISCHARGE SWITCH <MIN Irrelevant Irrelevant L On >MAX <MIN Irrelevant H Off >MAX >MAX >MAX L On >MAX >MAX <MIN As previously established For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics. CONT 5 DD RESET 4 THRES 6 R R R 3 OUT S R TRIG 2 GND Pin numbers are for all packages except the FK package. RESET can override TRIG, which can override THRES. R 7 DISCH 2 POST OFFICE BOX DALLAS, TEXAS 75265
3 TLC555Y chip information This chip, when properly assembled, displays characteristics similar to the TLC555. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform. BONDING PAD ASSIGNMENTS CONT (5) DD () RESET (4) (6) THRES R R R (3) OUT 50 R S TRIG (2) R () GND (7) DISCH 64 RESET can override TRIG, which can override THRES. CHIP THICKNESS: 5 TYPICAL BONDING PADS: 4 4 MINIMUM TJmax = 50 C TOLERAES ARE ± 0%. ALL DIMENSIONS ARE IN MILS. PIN () IS INTERNALLY CONNECTED TO BACKSIDE OF CHIP. POST OFFICE BOX DALLAS, TEXAS
4 4 POST OFFICE BOX DALLAS, TEXAS equivalent schematic (each channel) CONT THRES COMPONENT COUNT Transistors Resistors 39 5 DD OUT LinCMOS TIMERS Template Release Date: 7 94 DISCH GND TRIG RESET
5 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, DD (see Note ) Input voltage range, I (any input) to DD Sink current, discharge or output ma Source current, output, I O ma Continuous total power dissipation See Dissipation Rating Table Operating free-air temperature range, T A : C-suffix C to 70 C I-suffix C to 5 C M-suffix C to 25 C Storage temperature range C to 50 C Case temperature for 60 seconds: FK package C Lead temperature,6 mm (/6 inch) from case for 60 seconds: JG package C Lead temperature,6 mm (/6 inch) from case for 0 seconds: D, DB, P, or PW package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : All voltage values are with respect to network GND. DISSIPATION RATING TABLE PACKAGE TA 25 C POWER RATING 725 mw 525 mw 375 mw 050 mw 000 mw 525 mw DERATING FACTOR ABOE TA = 25 C 5. mw/ C 4.2 mw/ C.0 mw/ C.4 mw/ C.0 mw/ C 4.2 mw/ C TA = 70 C POWER RATING TA = 5 C POWER RATING 377 mw 273 mw 75 mw 546 mw 520 mw 273 mw TA = 25 C POWER RATING 45 mw 05 mw 275 mw 20 mw 200 mw 05 mw D DB FK JG P PW 464 mw 336 mw 0 mw 672 mw 640 mw 336 mw recommended operating conditions MIN MAX UNIT Supply voltage, DD 2 5 TLC555C 0 70 Operating free-air temperature range, TA TLC555I 40 5 C TLC555M POST OFFICE BOX DALLAS, TEXAS
6 electrical characteristics at specified free-air temperature, DD = 2 for TLC555C, DD = 3 for TLC555I IT IIT I(TRIG) II(TRIG) I(RESET) II(RESET) PARAMETER Threshold voltage Threshold current Trigger voltage Trigger current Reset voltage Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-stage voltage TEST CONDITIONS IOL =ma TLC555C TLC555I TA MIN TYP MAX MIN TYP MAX 25 C Full range C 0 0 MAX C Full range C 0 0 MAX C Full range C 0 0 MAX MAX 66.7% 66.7% 25 C Full range Discharge switch off-stage 25 C current MAX C OH High-level output voltage IOH = 300 µa Full range OL Low-level output voltage IOL =ma IDD Supply current See Note 2 25 C Full range C Full range Full range is 0 C to 70 C for the TLC555C and 40 C to 5 C for the TLC555I. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG. UNIT pa pa pa na µa 6 POST OFFICE BOX DALLAS, TEXAS 75265
7 electrical characteristics at specified free-air temperature, DD = 5 PARAMETER TEST CONDITIONS TLC555C TLC555I TLC555M T A MIN TYP MAX MIN TYP MAX MIN TYP MAX UNIT IT Threshold voltage 25 C Full range IIT Threshold current 25 C MAX pa I(TRIG) Trigger voltage 25 C Full range I I(TRIG) Trigger current 25 C MAX pa I(RESET) Reset voltage 25 C Full range I I(RESET) Reset current 25 C MAX pa Control voltage (open circuit) as a percentage of supply voltage MAX 66.7% 66.7% 66.7% Discharge switch 25 C I =0mA on-state voltage OL Full range Discharge switch 25 C off-state current MAX na OH OL High-level output voltage Low-level output voltage I OH = ma I OL =ma I OL =5mA I OL =32mA 3.2 I DD Supply current See Note 2 25 C Full range C Full range C Full range C Full range C Full range Full range is 0 C to 70 C the for TLC555C, 40 C to 5 C for the TLC555I, and 55 C to 25 C for the TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. µa POST OFFICE BOX DALLAS, TEXAS
8 electrical characteristics at specified free-air temperature, DD = 5 IT I IT I(TRIG) I I(TRIG) I(RESET) I I(RESET) PARAMETER Threshold voltage Threshold current Trigger voltage Trigger current Reset voltage Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-state voltage TEST CONDITIONS I OL = 00 ma T A TLC555C TLC555I TLC555M MIN TYP MAX MIN TYP MAX MIN TYP MAX 25 C Full range C MAX C Full range C MAX C Full range C MAX MAX 66.7% 66.7% 66.7% 25 C Full range... Discharge switch 25 C off-state current MAX UNIT pa pa pa na OH OL High-level output voltage Low-level output voltage I OH = 0 ma I OH = 5 ma I OH = ma I OL = 00 ma I OL =50mA I OL =0mA 25 C Full range C Full range C Full range C Full range C Full range C Full range C I DD Supply current See Note 2 µa Full range Full range is 0 C to 70 C for TLC555C, 40 C to 5 C for TLC555I, and 55 C to 25 C for TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. POST OFFICE BOX DALLAS, TEXAS 75265
9 operating characteristics, DD = 5, T A = 25 C (unless otherwise noted) tr tf fmax PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Initial error of timing interval Supply voltage sensistivity of timing interval Output pulse rise time Output pulse fall time Maximum frequency in astable mode DD = 5 to 5, RA A = RB B = kω to 00 kω, % 3% CT = 0. µf, See Note %/ RL =0MΩ MΩ, RA = 470 Ω, CT = 200 pf, CL =0pF RB = 200 Ω, See Note ns.2 2. MHz Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. NOTE 3: RA, RB, and CT are as defined in Figure. electrical characteristics at DD = 5, T A = 25 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IT Threshold voltage IIT Threshold current 0 pa I(TRIG) Trigger voltage II(TRIG) Trigger current 0 pa I(RESET) Reset voltage II(RESET) Reset current 0 pa Control voltage (open circuit) as a percentage of supply voltage 66.7% Discharge switch on-state voltage IOL = 0 ma Discharge switch off-state current 0. na OH High-level output voltage IOH = ma IOL = ma OL Low-level output voltage IOL = 5 ma IOL = 3.2 ma IDD Supply current See Note µa NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. POST OFFICE BOX DALLAS, TEXAS
10 TYPICAL CHARACTERISTICS Ω Discharge Switch On-State Resistance DISCHARGE SWITCH ON-STATE RESISTAE vs FREE-AIR TEMPERATURE DD = 2, IO = ma DD = 5, IO = 0 ma DD = 5, IO = 00 ma TA Free-Air Temperature C t PHL, t PLH Propagation Delay Times ns PROPAGATION DELAY TIMES TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER vs SUPPLY OLTAGE DD Supply oltage IO(on) ma CL 0 TA = 25 C tphl tplh 20 Figure The effects of the load resistance on these values must be taken into account separately. Figure 2 0 POST OFFICE BOX DALLAS, TEXAS 75265
11 APPLICATION INFORMATION 0. µf tc(h) tc(l) RA RB CT 0. µf 5 4 CONT RESET DD 7 TLC555 DISCH 6 OUT THRES 2 TRIG GND 3 RL Output CL DD 2/3 DD /3 DD GND tphl tplh Pin numbers shown are for all packages except the TRIGGER AND THRESHOLD OLTAGE WAEFORM FK package. CIRCUIT Figure 3. Astable Operation Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C T charges through R A and R B to the threshold voltage level (approximately 0.67 DD ) and then discharges through R B only to the value of the trigger voltage level (approximately 0.33 DD ). The output is high during the charging cycle (t c(h) ) and low during the discharge cycle (t c(l) ). The duty cycle is controlled by the values of R A, R B, and C T as shown in the equations below. t c(h) C T (R A R B )In2 (In ) t c(l) C T R B In 2 Period t c(h) t c(l) C T (R A 2R B )In2 Output driver duty cycle t c(l) t c(h) t c(l) R B R A 2R B Output waveform duty cycle t c(h) t c(h) t c(l) R B R A 2R B The 0.-µF capacitor at CONT in Figure 3 decreases the period by about 0%. The formulas shown above do not allow for any propagation delay times from the TRIG and THRES inputs to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r on during discharge adds to R B to provide another source of timing error in the calculation when R B is very low or r on is very high. POST OFFICE BOX DALLAS, TEXAS 75265
12 APPLICATION INFORMATION The equations below provide better agreement with measured values. t t c(h) C (R T A R B )In* 3 exp. PLH C (R r T B on.* t ) PHL t c(l) C T (R B r on )In* 3 exp. t PHL C T (R A R B ).* t PLH These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted t with good results. Duty cycles less than 50% c(h) require that t c(h) < and possibly R A r on. These t c(h) t t c(l) c(l) conditions can be difficult to obtain. In monostable applications, the trip point on TRIG can be set by a voltage applied to CONT. An input voltage between 0% and 0% of the supply voltage from a resistor divider with at least 500-µA bias provides good results. 2 POST OFFICE BOX DALLAS, TEXAS 75265
13 D (R-PDSO-G**) 4 PIN SHOWN MECHANICAL DATA PLASTIC SMALL-OUTLINE PACKAGE (,27) (0,5) 0.04 (0,35) 0.00 (0,25) M PINS ** DIM A MAX A MIN 0.97 (5,00) 0.9 (4,0) (,75) (,55) (0,00) 0.36 (9,0) 0.57 (4,00) 0.50 (3,) (6,20) 0.22 (5,0) 0.00 (0,20) NOM 7 Gage Plane A 0.00 (0,25) (,2) 0.06 (0,40) Seating Plane (,75) MAX 0.00 (0,25) (0,0) (0,0) / D 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed (0,5). D. Falls within JEDEC MS-02 POST OFFICE BOX DALLAS, TEXAS
14 DB (R-PDSO-G**) 2 PIN SHOWN MECHANICAL INFORMATION PLASTIC SMALL-OUTLINE PACKAGE 0,65 0,3 0,22 0,5 M 2 5 5,60 5,00,20 7,40 0,5 NOM Gage Plane 4 0,25 A 0,03 0,63 2,00 MAX 0,05 MIN Seating Plane 0,0 DIM PINS ** A MAX 3,30 6,50 6,50 7,50,50 0,50 0,50 2,90 A MIN 2,70 5,90 5,90 6,90 7,90 9,90 9,90 2, / C 0/95 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-50 4 POST OFFICE BOX DALLAS, TEXAS 75265
15 FK (S-CQCC-N**) 2 TERMINAL SHOWN MECHANICAL INFORMATION LEADLESS CERAMIC CHIP CARRIER NO. OF TERMINALS ** MIN A MAX MIN B MAX (,69) 0.35 (9,09) (7,0) 0.35 (9,09) A SQ B SQ (,23) (6,26) (,7) 0.93 (23,3).4 (2,99) 0.45 (,63) (6,76) 0.76 (9,32) (24,43).65 (29,59) (0,3) (2,5) (2,5) 0.50 (2,6).047 (26,6) 0.45 (,63) (4,22) (4,22) 0.5 (2,).063 (27,0) (0,5) 0.00 (0,25) 0.00 (2,03) (,63) (0,5) 0.00 (0,25) (,40) (,4) (,4) (0,9) 0.02 (0,7) (0,54) (,27) (,4) (0,9) / D 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-004 POST OFFICE BOX DALLAS, TEXAS
16 JG (R-GDIP-T) MECHANICAL INFORMATION CERAMIC DUAL-IN-LINE PACKAGE (0,20) (9,00) (7,) (6,22) (,65) (,4) (0,5) MIN 0.30 (7,7) (7,37) (5,0) MAX Seating Plane 0.30 (3,30) MIN (,60) 0.05 (0,3) 0.00 (2,54) (0,5) 0.05 (0,3) 0.04 (0,36) 0.00 (0,20) /C 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only. E. Falls within MIL-STD-35 GDIP-T 6 POST OFFICE BOX DALLAS, TEXAS 75265
17 P (R-PDIP-T) MECHANICAL DATA PLASTIC DUAL-IN-LINE PACKAGE (0,60) (9,02) (6,60) (6,0) (,7) MAX (0,5) MIN 0.30 (7,7) (7,37) (5,0) MAX Seating Plane 0.25 (3,) MIN 0.00 (2,54) (0,53) 0.05 (0,3) 0.00 (0,25) M 0.00 (0,25) NOM / B 03/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-00 POST OFFICE BOX DALLAS, TEXAS
18 PW (R-PDSO-G**) 4 PIN SHOWN MECHANICAL INFORMATION PLASTIC SMALL-OUTLINE PACKAGE 0,30 0,65 0,0 M 0,9 4 4,50 4,30 6,60 6,20 0,5 NOM Gage Plane A 7 0 0,25 0,75 0,50 Seating Plane,20 MAX 0,05 MIN 0,0 DIM PINS ** A MAX 3,0 5,0 5,0 6,60 7,90 9,0 A MIN 2,90 4,90 4,90 6,40 7,70 9, / E 0/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-53 POST OFFICE BOX DALLAS, TEXAS 75265
19 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INOLE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEERE PROPERTY OR ENIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 99, Texas Instruments Incorporated
NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS
Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 50 ma Active Pullup or Pulldown Designed to be Interchangeable With Signetics SE556,
More informationdescription V DD GND DISCH THRES CONT TRIG OUT RESET GND NC TRIG NC OUT NC DISCH THRES CONT RESET GND TRIG DISCH THRES OUT RESET CONT
ery Low Power Consumption mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink 00 ma Typ Source 0 ma Typ Output Fully Compatible
More informationUC284x, UC384x, UC384xY CURRENT-MODE PWM CONTROLLERS
Optimized for Off-Line and dc-to-dc Converters Low Start-Up Current (
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationNE555, SA555, SE555 PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Designed To Be Interchangeable With Signetics NE, SA, and SE
More informationTL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationTLC556, TLC556Y DUAL LinCMOS TIMERS
ery Low Power Consumption...2 mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink 100 ma Typ Source 10 ma Typ Output Fully
More informationNE555,SA555,SE555 PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source Up To 200 ma Description/ordering information These devices are precision
More informationNE556, SA556, SE556 DUAL PRECISION TIMERS
DUAL PECISION TIMES Two Precision Timing Circuits per Package Astable or Monostable Operation TTL-Compatible Output Can Sink or Source Up to 150 ma Active Pullup or Pulldown Designed to be Interchangeable
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationTL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More informationCDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS
Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and CMOS-Compatible Outputs Distributes One Clock Input to Eight Outputs Four Same-Frequency
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More informationGENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Offset-Voltage Null Capability Large Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable
More informationua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More informationSN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS
PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT VERY HIGH SPEEDS Characterized for Use to 00 ma High-Voltage Outputs No Output Latch-Up at 0 V (After Conducting 00 ma) High-Speed Switching Circuit Flexibility
More informationLM139, LM139A, LM239, LM239A, LM339 LM339A, LM339Y, LM2901, LM2901Q QUAD DIFFERENTIAL COMPARATORS SLCS006C OCTOBER 1979 REVISED NOVEMBER 1996
Single Supply or Dual Supplies Wide Range of Supply Voltage 2 V to 36 V Low Supply-Current Drain Independent of Supply Voltage... 0.8 ma Typ Low Input Bias Current...25 na Typ Low Input Offset Current...3
More informationMC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Wide Common-Mode and Differential oltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable With Motorola MC/MC and Signetics
More informationRC4558, RC4558Y, RM4558, RV4558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Continuous-Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Unity Gain Bandwidth...3 MHz Typ Gain and Phase
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationTL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Function Totem-Pole Outputs for 200-mA Sink or Source Current Output Control Selects Parallel or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either Output
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More informationMC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER
Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationSN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain
More informationTPS1120, TPS1120Y DUAL P-CHANNEL ENHANCEMENT-MODE MOSFETS
Low r DS(on)... 0.18 Ω at V GS = 10 V 3-V Compatible Requires No External V CC TTL and CMOS Compatible Inputs V GS(th) = 1.5 V Max ESD Protection Up to 2 kv per MIL-STD-883C, Method 3015 1SOURCE 1GATE
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationSN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
Dual Versions of Highly Stable SN542 and SN742 One Shots SN5422 and SN7422 Demonstrate Electrical and Switching Characteristics That Are Virtually Identical to the SN542 and SN742 One Shots Pinout Is Identical
More informationTL750L, TL751L SERIES LOW-DROPOUT VOLTAGE REGULATORS
TL70L, TL7L SERIES LOW-DROPOUT OLTAGE REGULATORS SLS07P SEPTEMBER 987 REISED FEBRUARY 2003 ery Low Dropout oltage, Less Than 0.6 at 0 ma ery Low Quiescent Current TTL- and CMOS-Compatible Enable on TL7L
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationNE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS
NE, NEY, SA, SE, SEC SLFS0 D9, SEPTEMBE 9 EISED FEBUAY 99 Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Functionally
More informationTL1451AC, TL1451AY DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS
SLVS4C FEBRUARY 983 REVISED OCTOBER 995 Complete PWM Power Control Circuitry Completely Synchronized Operation Internal Undervoltage Lockout Protection Wide Supply Voltage Range Internal Short-Circuit
More information54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm
More informationSN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994
WITH CLEA SDAS2A APIL 2 EVISED DECEMBE 4 Contain Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct-Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage
More informationTLC252, TLC252A, TLC252B, TLC252Y, TLC25L2, TLC25L2A, TLC25L2B TLC25L2Y, TLC25M2, TLC25M2A, TLC25M2B, TLC25M2Y LinCMOS DUAL OPERATIONAL AMPLIFIERS
A-Suffix ersions Offer 5-m IO TLC252, TLC252A, TLC252B, TLC252Y, TLC25L2, TLC25L2A, TLC25L2B B-Suffix ersions Offer 2-m IO Wide Range of Supply oltages 1.4 16 True Single-Supply Operation Common-Mode Input
More informationLM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES
Fast Response Times Strobe Capability Maximum Input Bias Current...3 na Maximum Input Offset Current...7 na Can Operate From Single -V Supply Designed Be Interchangeable With National Semiconducr LM, LM,
More informationNE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Functionally Interchangeable With the Signetics NE, SA, SE,
More informationSN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Inputs Are TTL-oltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Operation From ery Slow Input Traitio Temperature-Compeated Threshold Levels High Noise Immunity Same Pinouts as AHCT00
More informationMC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS
MC89, MC89A, SN89, SN89A, SN789, SN789A SLLS9B SEPTEMPER 97 REVISED MAY 99 Input Resistance... kω to 7 kω Input Signal Range...± V Operate From Single -V Supply Built-In Input Hysteresis (Double Thresholds)
More informationSN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS
SN, SN7 Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs Single -V Supply Differential Line Operation Dual-Channel Operation TTL Compatible ± -V Common-Mode Input Voltage Range Optional-Use
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationSN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER
More informationdescription V DD GND DISCH THRES CONT TRIG OUT RESET GND NC TRIG NC OUT NC DISCH THRES CONT RESET GND TRIG DISCH THRES OUT RESET CONT
ery Low Power Consumption 1 mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink 100 ma Typ Source 10 ma Typ Output Fully
More informationSN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS
Compare Two -Bit Words Totem-Pole Outputs () ALS Are Identical to ALS2 Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
More informationGENERAL-PURPOSE OPERATIONAL AMPLIFIERS
查询 UA71 供应商 捷多邦, 专业 PCB 打样工厂, 小时加急出货 µa71, µa71y Short-Circuit Protection Offset-Voltage Null Capability Large Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption
More informationORDERING INFORMATION PACKAGE
Operates From.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4.8 ns at 3.3 V Typical V OLP (Output Ground Bounce) 2
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationSN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995
Functionally Equivalent to AMD s AM2982 Improved I OH Specificatio Multiple Output Enables Allow Multiuser Control of the Interface Outputs Have Undershoot-Protection Circuitry Power-Up High-Impedance
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators
More informationTL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Optio Include Plastic Small-Outline
More informationTL7702B, TL7705B, TL7702BY, TL7705BY SUPPLY VOLTAGE SUPERVISORS
Power-On Reset Generator Automatic Reset Generation After Voltage Drop Output Defined From V CC 1 V Precision Voltage Seor Temperature-Compeated Voltage Reference True and Complement Reset Outputs Externally
More informationSN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS
Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Very Low Power Consumption... 5 mw Typ Wide Driver Supply Voltage Range... ±4.5 V to ±15 V Driver Output Slew Rate Limited to
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and
More informationSN54HC04, SN74HC04 HEX INVERTERS
SCLS07B DECEMBER 92 REVISED MAY 997 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationSN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER
HIH-SPEED DIFFERENTIAL LINE DRIVER Designed for Signaling Rates Up to 5 Mbps Low-Voltage Differential Signaling With Typical Output Voltage of 7 mv and a -Ω Load Propagation Delay Time of. ns, Typical
More informationMC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Wide Common-Mode and Differential oltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable With Motorola MC1/MC1 and Signetics
More informationTLC556, TLC556Y DUAL LinCMOS TIMERS
TLC556, TLC556Y DUAL LinCMOS TIMERS ery Low Power Consumption...2 mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink
More informationLM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS
Single Supply or Dual Supplies Wide Range of Supply Voltage...2 V to 36 V Low Supply-Current Drain Independent of Supply Voltage... 0.8 ma Typ Low Input Bias Current... 25 Typ Low Input Offset Current...3
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY
The ULNA is obsolete -ma Rated Collector Current (Single ) High-oltage s... Clamp Diodes ULNA, ULNA, ULNA, ULNA, ULQA, ULQA, SLRSC DECEMBER REISED MAY Inputs Compatible With arious Types of Logic Relay
More informationTL497AC, TL497AI, TL497AY SWITCHING VOLTAGE REGULATORS
High Efficiency...60% or Greater Output Current...500 ma Input Current Limit Protection TTL-Compatible Inhibit Adjustable Output Voltage Input Regulation... 0.2% Typ Output Regulation... 0.4% Typ Soft
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationTCM1030, TCM1050 DUAL TRANSIENT-VOLTAGE SUPPRESSORS
Meet or Exceed Bell Standard LSSGR Requirements Externally-Controlled Negative Firing Voltage... 90 V Max Accurately Controlled, Wide Negative Firing Voltage Range... V to V Positive Surge Current (see
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationSN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input positive-nand
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationSN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SNALS2C, SNAS2A, SNALS2C, SNAS2A SDAS2C JUL 9 REISED AUGUST 99 -State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs Reduce dc Loading Package Optio Include Plastic Small-Outline
More informationPRECISION VOLTAGE REGULATORS
SLVS057B AUGUST 1972 RESED AUGUST 1995 150-mA Load Current Without External Power Transistor Typically 0.02% Input Regulation and 0.03% Load Regulation (µa723m) Adjustable Current Limiting Capability Input
More informationSN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS
Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28 Single Chip With Easy Interface Between UART and Serial-Port Connector Less Than 9-mW Power Consumption Wide Driver Supply
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More informationua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS
-MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic
More informationTPS2816, TPS2817, TPS2818, TPS2819, TPS2828, TPS2829 SINGLE-CHANNEL HIGH-SPEED MOSFET DRIVER
Low-Cost Single-Channel High-Speed MOSFET Driver I CC...-µA Max (TPS88, TPS89) -ns Max Rise/Fall Times and 0-ns Max Propagation Delay...-nF Load -A Peak Output Current -V to -V Driver Supply Voltage Range;
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationSN75374 QUADRUPLE MOSFET DRIVER
SLRS28 SEPTEMBER 1988 Quadruple Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range From 5 V to 24 V Low Standby Power Dissipation V CC3 Supply Maximizes Output
More informationSN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995
3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationTLC3702 DUAL MICROPOWER LinCMOS VOLTAGE COMPARATORS
Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor, I O = ± 8 ma Very Low Power...100 µw Typ at V Fast Response Time...t PLH = 2.7 µs Typ With -mv Overdrive Single-Supply Operation...3
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage Ranges No Latch-Up Designed to Be Interchangeable
More informationTL1431 PRECISION PROGRAMMABLE REFERENCE
PRECISION PROGRAMMABLE REFEREE 0.4% Initial Voltage Tolerance 0.2-Ω Typical Output Impedance Fast Turnon... 500 ns Sink Current Capability...1 ma to 100 ma Low Reference Current (REF) Adjustable Output
More information1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 Standard 26-Type Pinout 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-up Performance
More informationSN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and
More informationULN2804A DARLINGTON TRANSISTOR ARRAY
HIGH-VOLTAGE, HIGH-CURRENT 500-mA-Rated Collector Current (Single ) High-Voltage s...50 V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications Compatible With ULN2800A-Series
More informationSN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Inputs Are TTL Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Optio Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and DIP (N)
More informationTPIC CHANNEL COMMON-SOURCE POWER DMOS ARRAY
TPIC7 SLIS9A SEPTEMBER 99 REVISED SEPTEMBER 996 Seven.-A Independent Output Channels Integrated Clamp Diode With Each Output Low r DS(on).... Ω Typical Output Voltage... 6 V Pulsed Current... A Per Channel
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationdescription V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND
Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER
More informationNE555, SA555, SE555 PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source Up To 00 ma description/ordering information These devices are precision
More informationTLC254, TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B TLC25L4Y, TLC25M4, TLC25M4A, TLC25M4B, TLC25M4Y LinCMOS QUAD OPERATIONAL AMPLIFIERS
A-Suffix ersions Offer 5-m IO TLC254, TLC254A, TLC254B, TLC254Y, TLC25L4, TLC25L4A, TLC25L4B B-Suffix ersions Offer 2-m IO Wide Range of Supply oltages 1.4 16 True Single-Supply Operation Common-Mode Input
More information