description V DD GND DISCH THRES CONT TRIG OUT RESET GND NC TRIG NC OUT NC DISCH THRES CONT RESET GND TRIG DISCH THRES OUT RESET CONT

Transcription

1 ery Low Power Consumption mw Typ at DD = 5 Capable of Operation in Astable Mode CMOS Output Capable of Swinging Rail to Rail High Output-Current Capability Sink 00 ma Typ Source 0 ma Typ Output Fully Compatible With CMOS, TTL, and MOS Low Supply Current Reduces Spikes During Output Transitions Single-Supply Operation From 2 to 5 Functionally Interchangeable With the NE555; Has Same Pinout ESD Protection Exceeds 2000 Per MIL-STD-883C, Method Available in Q-Temp Automotive High Reliability Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards description The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage. GND TRIG OUT RESET SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 TRIG OUT D, DB, JG, OR P PACKAGE GND TRIG OUT RESET FK PACKAGE (TOP IEW) GND DD RESET DISCH THRES Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering. While the CMOS output is capable of sinking over 00 ma and sourcing over 0 ma, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE (TOP IEW) CONT PW PACKAGE (TOP IEW) No internal connection DD DISCH THRES CONT DD DISCH THRES CONT Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinCMOS is a trademark of Texas Instruments. Copyright , Texas Instruments Incorporated POST OFFICE BOX DALLAS, TEXAS 75265

2 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 description (continued) The TLC555C is characterized for operation from 0 C to 70 C. The TLC555I is characterized for operation from 40 C to 85 C. The TLC555Q is characterized for operation over the automotive temperature range of 40 C to 25 C. The TLC555M is characterized for operation over the full military temperature range of 55 C to 25 C. TA DD RANGE SMALL OUTLINE (D) AAILABLE OPTIONS PACKAGED DEICES SSOP (DB) CHIP CARRIER (FK) CERAMIC DIP (JG) PLASTIC DIP (P) TSSOP (PW) 0 C to 70 C 2 to 5 TLC555CD TLC555CDB TLC555CP TLC555CPW 40 C to 85 C 3 to 5 TLC555ID TLC555IP 40 C to 25 C 5 to 5 TLC555QD 55 C to 25 C 5 to 5 TLC555MD TLC555MFK TLC555MJG TLC555MP For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at This package is available taped and reeled. Add the R suffix to device type (e.g., TLC555CDR). FUTION TABLE RESET OLTAGE TRIGGER OLTAGE THRESHOLD OLTAGE OUTPUT DISCHARGE SWITCH <MIN Irrelevant Irrelevant L On >MAX <MIN Irrelevant H Off >MAX >MAX >MAX L On >MAX >MAX <MIN As previously established For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics. functional block diagram CONT 5 DD 8 RESET 4 THRES 6 R R R 3 OUT S R TRIG 2 R 7 DISCH GND Pin numbers are for all packages except the FK package. RESET can override TRIG, which can override THRES. 2 POST OFFICE BOX DALLAS, TEXAS 75265

3 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 equivalent schematic (each channel) CONT THRES TRIG RESET COMPONENT COUNT Transistors Resistors 39 5 DD OUT DISCH GND POST OFFICE BOX DALLAS, TEXAS

4 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, DD (see Note ) Input voltage range, I (any input) to DD Sink current, discharge or output ma Source current, output, I O ma Continuous total power dissipation See Dissipation Rating Table Operating free-air temperature range, T A : C-suffix C to 70 C I-suffix C to 85 C Q-suffix C to 25 C M-suffix C to 25 C Storage temperature range C to 50 C Case temperature for 60 seconds: FK package C Lead temperature,6 mm (/6 inch) from case for 60 seconds: JG package C Lead temperature,6 mm (/6 inch) from case for 0 seconds: D, DB, P, or PW package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : All voltage values are with respect to network GND. DISSIPATION RATING TABLE PACKAGE TA 25 C POWER RATING 725 mw 525 mw 375 mw 050 mw 000 mw 525 mw DERATING FACTOR ABOE TA = 25 C 5.8 mw/ C 4.2 mw/ C.0 mw/ C 8.4 mw/ C 8.0 mw/ C 4.2 mw/ C TA = 70 C POWER RATING TA = 85 C POWER RATING 377 mw 273 mw 75 mw 546 mw 520 mw 273 mw TA = 25 C POWER RATING 45 mw 05 mw 275 mw 20 mw 200 mw 05 mw D DB FK JG P PW 464 mw 336 mw 880 mw 672 mw 640 mw 336 mw recommended operating conditions MIN MAX UNIT Supply voltage, DD 2 5 TLC555C 0 70 Operating free-air temperature range, TA TLC555I TLC555Q C TLC555M POST OFFICE BOX DALLAS, TEXAS 75265

5 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 electrical characteristics at specified free-air temperature, DD = 2 for TLC555C, DD = 3 for TLC555I IT IIT I(TRIG) II(TRIG) I(RESET) II(RESET) PARAMETER Threshold voltage Threshold current Trigger voltage Trigger current Reset voltage Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-stage voltage TEST CONDITIONS IOL = ma TLC555C TLC555I TA MIN TYP MAX MIN TYP MAX 25 C Full range C 0 0 MAX C Full range C 0 0 MAX C Full range C 0 0 MAX MAX 66.7% 66.7% 25 C Full range Discharge switch off-stage 25 C current MAX C OH High-level output voltage IOH = 300 µaa Full range OL Low-level output voltage IOL = ma IDD Supply current See Note 2 25 C Full range C Full range Full range is 0 C to 70 C for the TLC555C and 40 C to 85 C for the TLC555I. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG. UNIT pa pa pa na µa POST OFFICE BOX DALLAS, TEXAS

6 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 electrical characteristics at specified free-air temperature, DD = 5 PARAMETER TEST CONDITIONS TLC555C TLC555I TLC555Q, TLC555M T A MIN TYP MAX MIN TYP MAX MIN TYP MAX UNIT IT Threshold voltage 25 C Full range IIT Threshold current 25 C MAX pa I(TRIG) Trigger voltage 25 C Full range I I(TRIG) Trigger current 25 C MAX pa I(RESET) Reset voltage 25 C Full range I I(RESET) Reset current 25 C MAX pa Control voltage (open circuit) as a percentage of supply voltage MAX 66.7% 66.7% 66.7% Discharge switch 25 C I on-state voltage OL = 0 ma Full range Discharge switch 25 C off-state current MAX na OH OL High-level output voltage Low-level output voltage I OH = ma I OL = 8 ma I OL = 5 ma I OL = 3.2 ma I DD Supply current See Note 2 25 C Full range C Full range C Full range C Full range C Full range Full range is 0 C to 70 C the for TLC555C, 40 C to 85 C for the TLC555I, 40 C to 25 C for the TLC555Q, and 55 C to 25 C for the TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. µa 6 POST OFFICE BOX DALLAS, TEXAS 75265

7 electrical characteristics at specified free-air temperature, DD = 5 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 IT I IT I(TRIG) I I(TRIG) I(RESET) I I(RESET) PARAMETER Threshold voltage Threshold current Trigger voltage Trigger current Reset voltage Reset current Control voltage (open circuit) as a percentage of supply voltage Discharge switch on-state voltage TEST CONDITIONS I OL = 00 ma TLC555C TLC555I TLC555Q, TLC555M T A MIN TYP MAX MIN TYP MAX MIN TYP MAX 25 C Full range C MAX C Full range C MAX C Full range C MAX MAX 66.7% 66.7% 66.7% 25 C Full range Discharge switch 25 C off-state current MAX UNIT pa pa pa na OH OL High-level output voltage Low-level output voltage I OH = 0 ma I OH = 5 ma I OH = ma I OL = 00 ma I OL = 50 ma I OL = 0 ma I DD Supply current See Note 2 25 C Full range C Full range C Full range C Full range C Full range C Full range C Full range Full range is 0 C to 70 C for TLC555C, 40 C to 85 C for TLC555I, 40 C to 25 C for the TLC555Q, and 55 C to 25 C for TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table. NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. µa POST OFFICE BOX DALLAS, TEXAS

8 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 operating characteristics, DD = 5, T A = 25 C (unless otherwise noted) tr tf fmax PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Initial error of timing interval Supply voltage sensitivity of timing interval Output pulse rise time Output pulse fall time Maximum frequency in astable mode DD = 5 to 5, RA = RB = kω to 00 kω, % 3% CT = 0. µf, See Note %/ RL = 0 MΩ, RA = 470 Ω, CT = 200 pf, CL = 0 pf RB = 200 Ω, See Note ns.2 2. MHz Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run. NOTE 3: RA, RB, and CT are as defined in Figure. electrical characteristics at DD = 5, T A = 25 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IT Threshold voltage IIT Threshold current 0 pa I(TRIG) Trigger voltage II(TRIG) Trigger current 0 pa I(RESET) Reset voltage II(RESET) Reset current 0 pa Control voltage (open circuit) as a percentage of supply voltage 66.7% Discharge switch on-state voltage IOL = 0 ma Discharge switch off-state current 0. na OH High-level output voltage IOH = ma IOL = 8 ma OL Low-level output voltage IOL = 5 ma IOL = 3.2 ma IDD Supply current See Note µa NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG. 8 POST OFFICE BOX DALLAS, TEXAS 75265

9 TYPICAL CHARACTERISTICS SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 Ω Discharge Switch On-State Resistance DISCHARGE SWITCH ON-STATE RESISTAE vs FREE-AIR TEMPERATURE DD = 2, IO = ma DD = 5, IO = 0 ma DD = 5, IO = 00 ma TA Free-Air Temperature C t PHL, t PLH Propagation Delay Times ns PROPAGATION DELAY TIMES TO DISCHARGE OUTPUT FROM TRIGGER AND THRESHOLD SHORTED TOGETHER vs SUPPLY OLTAGE DD Supply oltage IO(on) ma CL 0 TA = 25 C tphl tplh 8 20 Figure The effects of the load resistance on these values must be taken into account separately. Figure 2 APPLICATION INFORMATION 0. µf tc(h) tc(l) RA RB CT 0. µf CONT RESET DD 7 TLC555 DISCH 6 OUT THRES 2 TRIG GND 3 RL Output CL DD 2/3 DD /3 DD GND tphl tplh Pin numbers shown are for all packages except the TRIGGER AND THRESHOLD OLTAGE WAEFORM FK package. CIRCUIT Figure 3. Astable Operation POST OFFICE BOX DALLAS, TEXAS

10 SLFS043F SEPTEMBER 983 REISED FEBRUARY 2005 APPLICATION INFORMATION Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C T charges through R A and R B to the threshold voltage level (approximately 0.67 DD ) and then discharges through R B only to the value of the trigger voltage level (approximately 0.33 DD ). The output is high during the charging cycle (t c(h) ) and low during the discharge cycle (t c(l) ). The duty cycle is controlled by the values of R A, R B, and C T as shown in the equations below. t c(h) C T (R A R B )In2 (In ) t C R In 2 c(l) T B Period t t C (R 2R )In2 c(h) c(l) T A B t c(l) R Output driver duty cycle B t t c(h) c(l) R 2R A B Output waveform duty cycle t c(h) t c(h) t c(l) R B R A 2R B The 0.-µF capacitor at CONT in Figure 3 decreases the period by about 0%. The formulas shown above do not allow for any propagation delay times from the TRIG and THRES inputs to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r on during discharge adds to R B to provide another source of timing error in the calculation when R B is very low or r on is very high. The equations below provide better agreement with measured values. t t C (R R c(h) T A B )In 3 exp PLH t C (R r T B on ) PHL t c(l) C T (R B r on )In 3 exp t PHL C T (R A R B ) t PLH These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between In 2 at low frequencies and In 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted t with good results. Duty cycles less than 50% c(h) require that t c(h) < and possibly R A r on. These t t t c(h) c(l) c(l) conditions can be difficult to obtain. In monostable applications, the trip point on TRIG can be set by a voltage applied to CONT. An input voltage between 0% and 80% of the supply voltage from a resistor divider with at least 500-µA bias provides good results. 0 POST OFFICE BOX DALLAS, TEXAS 75265

11 PACKAGE OPTION ADDENDUM 8-Jul-2006 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) A ACTIE LCCC FK 20 TBD POST-PLATE N / A for Pkg Type PA ACTIE CDIP JG 8 TBD A42 SNPB N / A for Pkg Type TLC555CD ACTIE SOIC D 8 75 Green (RoHS & TLC555CDG4 ACTIE SOIC D 8 75 Green (RoHS & TLC555CDR ACTIE SOIC D Green (RoHS & TLC555CDRG4 ACTIE SOIC D Green (RoHS & TLC555CP ACTIE PDIP P 8 50 Pb-Free (RoHS) TLC555CPE4 ACTIE PDIP P 8 50 Pb-Free (RoHS) TLC555CPSR ACTIE SO PS Green (RoHS & TLC555CPSRG4 ACTIE SO PS Green (RoHS & TLC555CPW ACTIE TSSOP PW 4 90 Green (RoHS & TLC555CPWG4 ACTIE TSSOP PW 4 90 Green (RoHS & TLC555CPWR ACTIE TSSOP PW Green (RoHS & TLC555CPWRG4 ACTIE TSSOP PW Green (RoHS & TLC555ID ACTIE SOIC D 8 75 Green (RoHS & TLC555IDG4 ACTIE SOIC D 8 75 Green (RoHS & TLC555IDR ACTIE SOIC D Green (RoHS & TLC555IDRG4 ACTIE SOIC D Green (RoHS & TLC555IP ACTIE PDIP P 8 50 Pb-Free (RoHS) TLC555IPE4 ACTIE PDIP P 8 50 Pb-Free (RoHS) N / A for Pkg Type N / A for Pkg Type N / A for Pkg Type N / A for Pkg Type TLC555MFKB ACTIE LCCC FK 20 TBD POST-PLATE N / A for Pkg Type TLC555MJG ACTIE CDIP JG 8 TBD A42 SNPB N / A for Pkg Type TLC555MJGB ACTIE CDIP JG 8 TBD A42 SNPB N / A for Pkg Type TLC555MP OBSOLETE PDIP P 8 TBD Call TI Call TI TLC555QDR ACTIE SOIC D TBD Level--220C-UNLIM () The marketing status values are defined as follows: ACTIE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. Addendum-Page

12 PACKAGE OPTION ADDENDUM 8-Jul-2006 PREIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

13 MECHANICAL DATA MCER00A JANUARY 995 REISED JANUARY 997 JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE (0,6) (9,00) (7,) (6,22) (,65) (,4) (,60) 0.05 (0,38) (0,5) MIN 0.30 (7,87) (7,37) (5,08) MAX Seating Plane 0.30 (3,30) MIN 0.00 (2,54) (0,58) 0.05 (0,38) 0.04 (0,36) (0,20) /C 08/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification. E. Falls within MIL STD 835 GDIP-T8 POST OFFICE BOX DALLAS, TEXAS 75265

14 MECHANICAL DATA MLCC006B OCTOBER 996 FK (S-CQCC-N**) 28 TERMINAL SHOWN LEADLESS CERAMIC CHIP CARRIER NO. OF TERMINALS ** MIN A MAX MIN B MAX (8,69) (9,09) (7,80) (9,09) A SQ B SQ (,23) (6,26) (8,78) (23,83).4 (28,99) (,63) (6,76) 0.76 (9,32) (24,43).65 (29,59) (0,3) (2,58) (2,58) (2,6).047 (26,6) (,63) (4,22) (4,22) (2,8).063 (27,0) (0,5) 0.00 (0,25) (2,03) (,63) (0,5) 0.00 (0,25) (,40) (,4) (,4) (0,89) (0,7) (0,54) (,27) (,4) (0,89) / D 0/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a metal lid. D. The terminals are gold plated. E. Falls within JEDEC MS-004 POST OFFICE BOX DALLAS, TEXAS 75265

15 MECHANICAL DATA MPDI00A JANUARY 995 REISED JUNE 999 P (R-PDIP-T8) PLASTIC DUAL-IN-LINE (0,60) (9,02) (6,60) (6,0) (,78) MAX (0,5) MIN (8,26) (7,62) 0.05 (0,38) (5,08) MAX Gage Plane Seating Plane 0.25 (3,8) MIN 0.00 (0,25) NOM 0.02 (0,53) 0.05 (0,38) 0.00 (2,54) 0.00 (0,25) M (0,92) MAX /D 05/98 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-00 For the latest package information, go to POST OFFICE BOX DALLAS, TEXAS 75265

16

17

18 MECHANICAL DATA MTSS00C JANUARY 995 REISED FEBRUARY 999 PW (R-PDSO-G**) 4 PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,30 0,65 0,0 M 0, ,50 4,30 6,60 6,20 0,5 NOM Gage Plane A ,25 0,75 0,50,20 MAX 0,5 0,05 Seating Plane 0,0 DIM PINS ** A MAX 3,0 5,0 5,0 6,60 7,90 9,80 A MIN 2,90 4,90 4,90 6,40 7,70 9, /F 0/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-53 POST OFFICE BOX DALLAS, TEXAS 75265

19 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Low Power Wireless Telephony ideo & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 2006, Texas Instruments Incorporated