CD54/74HC4046A, CD54/74HCT4046A
|
|
- Abel Lang
- 6 years ago
- Views:
Transcription
1 CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed CMOS Features Operating Frequency Range - Up to MHz (Typ) at = 5V - Minimum Center Frequency of MHz at Choice of Three Phase Comparators - EXCLUSIVE-OR - Edge-Triggered JK Flip-Flop - Edge-Triggered RS Flip-Flop Excellent VCO Frequency Linearity VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption Minimal Frequency Drift Operating Power Supply Range - VCO Section V to 6V - Digital Section V to 6V Fanout (Over Temperature Range) - Standard Outputs LSTTL Loads - Bus Driver Outputs LSTTL Loads Wide Operating Temperature Range o C to 5 o C Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - V to 6V Operation - High Noise Immunity: N IL = 3%, N IH = 3% of at = 5V HCT Types -.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, V IL =.V (Max), V IH = V (Min) - CMOS Input Compatibility, I l µa at V OL, V OH Description The HC6A and HCT6A are high-speed silicon-gate CMOS devices that are pin compatible with the CD6B of the B series. They are specified in compliance with JEDEC standard number 7. The HC6A and HCT6A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC, PC and PC3). A signal input and a comparator input are common to each comparator. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 6A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD5HC6AF -55 to 5 6 Ld CERDIP CD5HC6AF3A -55 to 5 6 Ld CERDIP CD7HC6AE -55 to 5 6 Ld PDIP CD7HC6AM -55 to 5 6 Ld SOIC CD7HC6ANSR -55 to 5 6 Ld SOP CD5HCT6AF3A -55 to 5 6 Ld CERDIP CD7HCT6AE -55 to 5 6 Ld PDIP CD7HCT6AM -55 to 5 6 Ld SOIC NOTES:. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. Applications FM Modulation and Demodulation Frequency Synthesis and Multiplication Frequency Discrimination Tone Decoding Data Synchronization and Conditioning -to-frequency Conversion Motor-Speed Control CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright, Texas Instruments Incorporated
2 Pinout CD5HC6A, CD5HCT6A (CERDIP) CD7HC6A (PDIP, SOIC, SOP) CD7HCT6A (PDIP, SOIC) TOP VIEW PCP OUT 6 PC OUT 5 PC3 OUT COMP IN 3 SIG IN VCO OUT 3 PC OUT INH 5 R C A 6 R C B 7 DEM OUT GND 9 VCO IN Functional Diagram COMP IN SIG IN 3 φ 5 3 PC OUT PC3 OUT PC OUT PCP OUT C A C B R R VCO IN INH VCO VCO OUT DEM OUT Pin Descriptions PIN NUMBER SYMBOL NAME AND FUNCTION PCP OUT Phase Comparator Pulse Output PC OUT Phase Comparator Output 3 COMP IN Comparator Input VCO OUT VCO Output 5 INH Inhibit Input 6 C A Capacitor C Connection A 7 C B Capacitor C Connection B GND Ground (V) 9 VCO IN VCO Input DEM OUT Demodulator Output R Resistor R Connection R Resistor R Connection 3 PC OUT Phase Comparator Output SIG IN Signal Input 5 PC3 OUT Phase Comparator 3 Output 6 Positive Supply
3 C C A CB VCO OUT COMP IN SIG IN PC OUT R R R V REF -+ VCO S D Q Q R D PC3 OUT 5 R R5 DEM OUT D Q CP Q R D UP p 3 PC OUT R3 C n D Q GND CP Q R D DOWN INH VCO IN 5 9 PCP OUT FIGURE. LOGIC DIAGRAM General Description VCO The VCO requires one external capacitor C (between C A and C B ) and one external resistor R (between R and GND) or two external resistors R and R (between R and GND, and R and GND). Resistor R and capacitor C determine the frequency range of the VCO. Resistor R enables the VCO to have a frequency offset if required. See logic diagram, Figure. The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin (DEM OUT ). In contrast to conventional techniques where the DEM OUT voltage is one threshold voltage lower than the VCO input voltage, here the DEM OUT voltage equals that of the VCO input. If DEM OUT is used, a load resistor (R S ) should be connected from DEM OUT to GND; if unused, DEM OUT should be left open. The VCO output (VCO OUT ) can be connected directly to the comparator input (COMP IN ), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 5%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption. Phase Comparators The signal input (SIG IN ) can be directly coupled to the selfbiasing amplifier at pin, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings. Phase Comparator (PC) This is an Exclusive-OR network. The signal and comparator input frequencies (f i ) must have a 5% duty factor to obtain the maximum locking range. The transfer characteristic of PC, assuming ripple (f r = f i ) is suppressed, is: V DEMOUT =( /π) (φsig IN - φcomp IN ) where V DEMOUT is the demodulator output at pin ; V DEMOUT =V PCOUT (via low-pass filter). The average output voltage from PC, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin (V DEMOUT ), is the resultant of the phase differences of signals (SIG IN ) and the comparator input (COMP IN )as shown in Figure. The average of V DEM is equal to / when there is no signal or noise at SIG IN, and with this input the VCO oscillates at the center frequency (f o ). Typical waveforms for the PC loop locked at f o are shown in Figure 3. 3
4 The frequency capture range (f C ) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range (f L )is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range. With PC, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency. V DEMOUT = ( /π) (φsig IN - φcomp IN ) where V DE- MOUT is the demodulator output at pin ; V DEMOUT = V PCOUT (via low-pass filter). The average output voltage from PC, fed to the VCO via the low-pass filter and seen at the demodulator output at pin (V DEMOUT ), is the resultant of the phase differences of SIG IN and COMP IN as shown in Figure. Typical waveforms for the PC loop locked at f o are shown in Figure 5. V DEMOUT (AV) / V DEMOUT (AV) / -36 o o φ DEMOUT 36 o o 9 o φ DEMOUT o FIGURE. PHASE COMPARATOR : AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: V DEMOUT = V PCOUT = ( /π) (φsig IN - φcom- P IN ); φ DEMOUT =(φsig IN - φcomp IN ) FIGURE. PHASE COMPARATOR : AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: V DEMOUT = V PCOUT = ( /π) (φsig IN - φcom- P IN ); φ DEMOUT =(φsig IN - φcomp IN ) SIG IN SIG IN COMP IN VCO OUT COMP IN VCO OUT PC OUT VCO IN PCP OUT HIGH IMPEDANCE OFF - STATE GND PC OUT VCO IN FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR, LOOP LOCKED AT f o Phase Comparator (PC) GND This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG IN and COMP IN are not important. PC comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure ) where SIG IN causes an up-count and COMP IN a downcount. The transfer function of PC, assuming ripple (f r =f i ) is suppressed, is: FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR, LOOP LOCKED AT f o When the frequencies of SIG IN and COMP IN are equal but the phase of SIG IN leads that of COMP IN, the p-type output driver at PC OUT is held ON for a time corresponding to the phase difference (φ DEMOUT ). When the phase of SIG IN lags that of COMP IN, the n-type driver is held ON. When the frequency of SIG IN is higher than that of COMP IN, the p-type output driver is held ON for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are OFF (three-state). If the SIG IN frequency is lower than the COMP IN frequency, then it is the n-type driver that is held ON for most of the cycle. Subsequently, the voltage at the capacitor (C) of the low-pass filter connected to PC OUT varies until the signal and comparator inputs are equal in both phase and frequency. At this stable
5 point the voltage on C remains constant as the PC output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP OUT ) is a HIGH level and so can be used for indicating a locked condition. Thus, for PC, no phase difference exists between SIG IN and COMP IN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG IN, the VCO adjusts, via PC, to its lowest frequency. Phase Comparator 3 (PC3) This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG IN and COMP IN are not important. The transfer characteristic of PC3, assuming ripple (f r = f i ) is suppressed, is: V DEMOUT = ( /p) (fsig IN - fcomp IN ) where V DE- MOUT is the demodulator output at pin ; V DEMOUT = V PC3OUT (via low-pass filter). The average output from PC3, fed to the VCO via the lowpass filter and seen at the demodulator at pin (V DE- MOUT), is the resultant of the phase differences of SIG IN and COMP IN as shown in Figure 6. Typical waveforms for the PC3 loop locked at f o are shown in Figure 7. The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC in that the phase angle between SIG IN and COMP IN varies between o and 36 o and is o at the center frequency. Also PC3 gives a greater voltage swing than PC for input phase differences but as a consequence the ripple content of the VCO input signal is higher. With no signal present at SIG IN, the VCO adjusts, via PC3, to its highest frequency. The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator s sections are identical, so that there is no difference in the SIG IN (pin ) or COMP IN (pin 3) inputs between the HC and the HCT versions. V DEMOUT (AV) / o o φ DEMOUT 36 o FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: V DEMOUT = V PC3OUT = ( /π) (φsig IN - φcom- P IN ); φ DEMOUT = (φsig IN - φcomp IN ) SIG IN COMP IN VCO OUT PC3 OUT VCO IN GND FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT f o 5
6 Absolute Maximum Ratings DC Supply, V to 7V DC Input Diode Current, I IK For V I < -.5V or V I > +.5V ±mA DC Output Diode Current, I OK For V O < -.5V or V O > +.5V ±mA DC Drain Current, per Output, I O For -.5V < V O < +.5V ±5mA DC Output Source or Sink Current per Output Pin, I O For V O > -.5V or V O < +.5V ±5mA DC or Ground Current, I CC ±5mA Thermal Information Package Thermal Impedance, θ JA (see Note 3): PDIP Package o C/W SOIC Package o C/W SOP Package o C/W Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 5 o C Maximum Lead Temperature (Soldering s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range, T A o C to 5 o C Supply Range, HC Types V to 6V HCT Types V to 5.5V DC Input or Output, V I, V O V to Input Rise and Fall Time V ns (Max).5V ns (Max) 6V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 3. The package thermal impedance is calculated in accordance with JESD 5-7. DC Electrical Specifications PARAMETER HC TYPES VCO SECTION INH High Level Input INH Low Level Input VCO OUT High Level Output CMOS Loads VCO OUT High Level Output TTL Loads VCO OUT Low Level Output CMOS Loads VCO OUT Low Level Output TTL Loads CA, CB Low Level Output (Test Purposes Only) SYMBOL TEST CONDITIONS 5 o C - o C TO 5 o C -55 o C TO 5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V IH V V V V IL V V V V OH V IH or V IL V V V UNITS V V V V OL V IH or V IL V V V V V V V OL V IL or V IH V V 6
7 DC Electrical Specifications (Continued) PARAMETER INH VCO IN Input Leakage Current I I or GND ±. - ± - ± µa R Range (Note ) kω R Range (Note ) kω C Capacitance No pf Range Limit pf pf VCO IN Operating Range - Over the range specified for R for Linearity See Figure, and 35-3 (Note 5) V V V PHASE COMPARATOR SECTION SIG IN, COMP IN V IH V DC Coupled High-Level Input V V SIG IN, COMP IN V IL V DC Coupled Low-Level Input V V PCP OUT, PCn OUT V OH V IL or V IH V High-Level Output V CMOS Loads V PCP OUT, PCn OUT V OH V IL or V IH V High-Level Output TTL Loads V PCP OUT, PCn OUT Low-Level Output CMOS Loads PCP OUT, PCn OUT Low-Level Output TTL Loads SIG IN, COMP IN Input Leakage Current PC OUT Three-State Off-State Current SIG IN, COMP IN Input Resistance SYMBOL V OL V IL or V IH V V V V OL V IL or V IH V V I I or GND ±3 - ± - ±5 µa ±7 - ±9 - ± µa ± - ±3 - ±9 µa ±3 - ±3 - ±5 µa I OZ V IL or V IH ±.5 - ±5 - ± µa R I V I at Self-Bias Operation Point: V I,.5V, See Figure DEMODULATOR SECTION Resistor Range R S at R S > 3kΩ Leakage Current Can Influence V DEMOUT TEST CONDITIONS 5 o C - o C TO 5 o C -55 o C TO 5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX UNITS kω kω kω kω kω kω 7
8 DC Electrical Specifications (Continued) PARAMETER Offset VCO IN V OFF V I = V VCO IN = 3 - ± mv to V DEM.5 - ± mv Values Taken Over R S Range See Figure 6 - ± mv Dynamic Output R D V DEMOUT = Ω Resistance at DEM OUT Ω Ω Quiescent Device Current HCT TYPES VCO SECTION INH High Level Input INH Low Level Input VCO OUT High Level Output CMOS Loads VCO OUT High Level Output TTL Loads VCO OUT Low Level Output CMOS Loads VCO OUT Low Level Output TTL Loads CA, CB Low Level Output (Test Purposes Only) INH VCO IN Input Leakage Current I CC Pins 3, 5 and at Pin 9 at GND, I at Pins 3 and to be excluded V IH to 5.5 V IL to µa V V V OH V IH or V IL V V V OL V IH or V IL V V V OL V IH or V IL V I I Any Between and GND ±. - ± - ± µa R Range (Note ) kω R Range (Note ) kω C Capacitance Range VCO IN Operating Range PHASE COMPARATOR SECTION SIG IN, COMP IN DC Coupled High-Level Input SYMBOL TEST CONDITIONS 5 o C - o C TO 5 o C -55 o C TO 5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX No Limit - Over the range specified for R for Linearity See Figure, and 35-3 (Note 5) V IH to 5.5 UNITS pf V V
9 DC Electrical Specifications (Continued) PARAMETER SIG IN, COMP IN DC Coupled Low-Level Input PCP OUT, PCn OUT High-Level Output CMOS Loads PCP OUT, PCn OUT High-Level Output TTL Loads PCP OUT, PCn OUT Low-Level Output CMOS Loads PCP OUT, PCn OUT Low-Level Output TTL Loads SIG IN, COMP IN Input Leakage Current PC OUT Three-State Off-State Current SIG IN, COMP IN Input Resistance V IL to V V OH V IL or V IH V V OH V IL or V IH V V OL V IL or V IH V V OL V IL or V IH V I I Any Between and GND ±3 ±3 ±5 µa I OZ V IL or V IH ±.5 ±5 - - ± µa R I V I at Self-Bias Operation Point: V I,.5V, See Figure DEMODULATOR SECTION Resistor Range R S at R S > 3kΩ Leakage Current Can Influence V DEM OUT kω kω Offset VCO IN.5 - ± mv to V DEM V OFF V I = V VCO IN = Values taken over R S Range See Figure Dynamic Output Resistance at DEM OUT R D V DEM OUT = Ω Quiescent Device Current Additional Quiescent Device Current Per Input Pin: Unit Load SYMBOL I CC I CC Note 6 TEST CONDITIONS 5 o C - o C TO 5 o C -55 o C TO 5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX or GND -. Excluding Pin µa -.5 to µa NOTES:. The value for R and R in parallel should exceed.7kω. 5. The maximum operating voltage can be as high as -.9V, however, this may result in an increased offset voltage. 6. For dual-supply systems theoretical worst case (V I =.V, = 5.5V) specification is.ma. UNITS 9
10 HCT Input Loading Table INPUT UNIT LOADS INH NOTE: Unit load is I CC limit specific in DC Electrical Specifications Table, e.g., 36µA max. at 5 o C. Switching Specifications C L = 5pF, Input t r, t f = 6ns TEST CONDITIONS 5 o C - o C TO 5 o C -55 o C TO 5 o C PARAMETER SYMBOL (V) MIN TYP MAX MIN MAX MIN MAX HC TYPES PHASE COMPARATOR SECTION Propagation Delay t PLH, t PHL SIG IN, COMP IN to PCI OUT ns ns ns SIG IN, COMP IN to PCP OUT ns ns ns SIG IN, COMP IN to PC3 OUT ns ns ns Output Transition Time t THL, t TLH ns ns ns Output Enable Time, SIG IN, t PZH, t PZL ns COMP IN to PC OUT ns ns Output Disable Time, SIG IN, t PHZ, t PLZ ns COMP IN to PC OUT ns ns AC Coupled Input Sensitivity ( P- V I(P-P) mv P ) at SIG IN or COMP IN mv mv VCO SECTION Frequency Stability with Temperature Change f T R = kω, R = Maximum Frequency f MAX C = 5pF R = 3.5kΩ R = C = pf R = 9.kΩ R = UNITS TYP - - %/ o C %/ o C %/ o C MHz MHz MHz MHz MHz MHz
11 Switching Specifications C L = 5pF, Input t r, t f = 6ns (Continued) PARAMETER Center Frequency C = pf R = 3kΩ R = VCO IN = VCC/ Frequency Linearity f VCO R = kω R = C = pf Offset Frequency DEMODULATOR SECTION V OUT V S f IN R = kω C = nf R = kω R = C = pf R S = kω R 3 = kω C = pf MHz MHz MHz % % % khz khz khz mv/khz mv/khz mv/khz HCT TYPES PHASE COMPARATOR SECTION Propagation Delay t PHL, t PLH SIG IN, COMP IN to PCI OUT C L = 5pF ns SIG IN, COMP IN to PCP OUT t PHL, t PLH C L = 5pF ns SIG IN, COMP IN to PC3 OUT t PHL, t PLH C L = 5pF ns Output Transition Time t TLH, t THL C L = 5pF ns Output Enable Time, SIG IN, COMP IN to PC OUT t PZH, t PZL C L = 5pF pf Output Disable Time, SIG IN, t PHZ, t PLZ C L = 5pF pf COMP IN to PCZ OUT AC Coupled Input Sensitivity V I(P-P) mv ( P-P ) at SIG IN or COMP IN mv mv VCO SECTION Frequency Stability with Temperature Change f T R = kω, R = Maximum Frequency f MAX C = 5pF R = 3.5kΩ R = Center Frequency SYMBOL TEST CONDITIONS C = pf R = 9.kΩ R = C = pf R = 3kΩ R = VCO IN = VCC/ (V) 5 o C - o C TO 5 o C -55 o C TO 5 o C MIN TYP MAX MIN MAX MIN MAX UNITS %/ o C MHz MHz MHz MHz MHz
12 Switching Specifications C L = 5pF, Input t r, t f = 6ns (Continued) PARAMETER Frequency Linearity f VCO R = kω R = C = pf Offset Frequency DEMODULATOR SECTION V OUT V S f IN SYMBOL TEST CONDITIONS R = kω C = nf R = kω R = C = pf R S = kω R 3 = kω C = pf (V) 5 o C - o C TO 5 o C -55 o C TO 5 o C MIN TYP MAX MIN MAX MIN MAX UNITS % khz mv/khz Test Circuits and Waveforms SIG IN COMP IN INPUTS V S SIG IN INPUTS V S PCP OUT PC OUT PC3 OUT OUTPUTS t TLH t PHL V S t PHL t TLH COMP IN INPUTS PC OUT OUTPUT t PZH V S t PZH 9% V S t PZL t PZL % FIGURE. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR PC OUT Typical Performance Curves I I 7 V I R MIN OR R MIN (OHMS) SELF-BIAS OPERATING POINT FIGURE. TYPICAL INPUT RESISTANCE CURVE AT SIG IN, COMP IN V I SUPPLY VOLTAGE, (V) FIGURE. HC/HCT6A R (MIN) OR R (MIN) vs SUPPLY VOLTAGE ( )
13 Typical Performance Curves (Continued) CENTER FREQUENCY (Hz) R =.K R = K R = K R =.M R = M CENTER FREQUENCY (Hz) R =3K R = 3K R =33K R = 3M R = 5M VCO IN = VCO IN =.5 = 6.V 5 6 CAPACITANCE, C (pf) CAPACITANCE, C (pf) FIGURE. HC6A TYPICAL CENTER FREQUENCY vs R, C () FIGURE 3. HC6A TYPICAL CENTER FREQUENCY vs R, C ( = 6V) CENTER FREQUENCY (Hz) R =.5K R = 5K R = 5K R =.5M R = 7.5M VCO IN =.5 = 3.V R = OPEN 5 6 CENTER FREQUENCY (Hz) R =.K R = K R = K R =.M R = M VCO IN = CAPACITANCE, C (pf) CAPACITANCE, C (pf) FIGURE. HC6A TYPICAL CENTER FREQUENCY vs R, C ( = 3V, R = OPEN) CENTER FREQUENCY (Hz) VCO IN =.5 = 5.5V 5 6 CAPACITANCE, C (pf) R = 3K R = 3K R = 3K R = 3M R = 5M FIGURE 6. HCT6A TYPICAL CENTER FREQUENCY vs R, C ( = 5.5V) FIGURE 5. HCT6A TYPICAL CENTER FREQUENCY vs R, C () VCO FREQUENCY (khz) 6 R =.5M = 3V = 6V VCO IN (V) FIGURE 7. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R =.5MΩ, ) 3
14 Typical Performance Curves (Continued) 9 C =.µf R =.5M = 6V 7 C =.µf R = 5K = 6V VCO FREQUENCY (Hz) = 3V VCO FREQUENCY (Hz) = 3V VCO IN (V) FIGURE. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R =.5MΩ, C =.µf) VCO IN (V) FIGURE 9. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R = 5kΩ, C =.µf) VCO FREQUENCY (khz) 6 6 C =.µf R = 5.6k = 3V = 6V VCO FREQUENCY (khz) 6 R = 5K = 3V = 6V VCO IN (V) FIGURE. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R = 5.6kΩ, C =.µf) VCO IN (V) FIGURE. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R = 5kΩ, ) VCO FREQUENCY (MHz) 6 R = 5.6K = 3V = 6V VCO FREQUENCY CHANGE, f (%) VCO IN =.5, = 3V R = OPEN R =.5M R =.5K R = 5K R = 3K VCO IN (V) AMBIENT TEMPERATURE, T A ( o C) FIGURE. HC6A TYPICAL VCO FREQUENCY vs VCO IN (R = 5.6kΩ, ) FIGURE 3. HC6A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R ( = 3V)
15 Typical Performance Curves (Continued) VCO FREQUENCY CHANGE, f (%) VCO IN =.5, R = OPEN R =.M R =.K R = K AMBIENT TEMPERATURE, T A ( o C) VCO FREQUENCY CHANGE, f (%) VCO IN =.5, = 6.V R = OPEN R = 3M R = 3K R = 3K AMBIENT TEMPERATURE, T A ( o C) FIGURE. HC6A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R () FIGURE 5. HC6A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R ( = 6V) VCO FREQUENCY CHANGE, f (%) VCO IN =.5, = 5.5V R = OPEN R = 3M R = 3K R = 3K VCO FREQUENCY CHANGE, f (%) VCO IN =.5, R = OPEN R =.M R =.K R = K AMBIENT TEMPERATURE, T A ( o C) FIGURE 6. HCT6A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R AMBIENT TEMPERATURE, T A ( o C) FIGURE 7. HC6A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R () 5
16 Typical Performance Curves (Continued) 7 7 OFFSET FREQUENCY (Hz) 6 5 R =.K R = K R = K R =.M OFFSET FREQUENCY (Hz) 6 5 R =.5K R = 5K R = 5K R =.5M VCO IN =.5 R = M 5 6 CAPACITANCE, C (pf) FIGURE. HC6A OFFSET FREQUENCY vs R, C () VCO IN =.5 = 3V R = 7.5M 5 6 CAPACITANCE, C (pf) FIGURE 9. HC6A OFFSET FREQUENCY vs R, C ( = 3V) 7 7 OFFSET FREQUENCY (Hz) 6 5 R =.K R = K R = K R =.M VCO IN =.5 R = M 5 6 OFFSET FREQUENCY (Hz) 6 5 R = 3K R = 3K R = 3K R = 3M VCO IN =.5 HC = 6V HCT = 5.5V R = 5M 5 6 CAPACITANCE, C (pf) CAPACITANCE, C (pf) FIGURE 3. HCT6A OFFSET FREQUENCY vs R, C () FIGURE 3. HC6A AND HCT6A OFFSET FREQUENCY vs R, C ( = 6V, = 5.5V) PIN 9 =.95 FOR f MAX PIN 9 = V FOR f MIN = 3V,.5V, 6V PIN 9 =.95 FOR f MAX PIN 9 = V FOR f MIN TO 5.5V f MAX /f MIN f MAX /f MIN - - R/R - - R/R FIGURE 3. HC6A f MIN /f MAX vs R/R ( = 3V,.5V, 6V) FIGURE 33. HCT6A f MAX /f MIN vs R/R ( TO 5.5V) 6
17 Typical Performance Curves (Continued) f 6 R = OPEN VCO IN =.5V ± V f f f f V V V =.5V OVER THE RANGE: FOR VCO LINEARITY f o = f + f LINEARITY = f o - f o f x % o LINEARITY (%) VCO IN =.5V ±.5V MIN / MAX V VCOIN - K K K M M R (OHMS) FIGURE 3. DEFINITION OF VCO FREQUENCY LINEARITY FIGURE 35. HC6A VCO LINEARITY vs R () LINEARITY (%) 6 - = 3V R = OPEN VCO IN =.5V ±.V VCO IN =.5V ±.3V LINEARITY (%) 6 - = 6V R = OPEN VCO IN = 3V ±.5V VCO IN = 3V ±.6V - K K K M M R (OHMS) - K K K M M R (OHMS) FIGURE 36. HC6A VCO LINEARITY vs R ( = 3V) FIGURE 37. HC6A VCO LINEARITY vs R ( = 6V) LINEARITY (%) = 5.5V, VCO IN =.75V ±.3V, VCO IN =.5V ±.V = 5.5V, VCO IN =.75V ±.55V, VCO IN =.5V ±.5V R = OPEN - K K K M M R (OHMS) DEMODULATOR POWER DISSIPATION, P D (µw) VCO IN =.5 = 3V = 6V K K K M RS (OHMS) FIGURE 3. HCT6A VCO LINEARITY vs R (, = 5.5V) FIGURE 39. HC6A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( = 3V,.5V, 6V) 7
18 Typical Performance Curves (Continued) DEMODULATOR POWER DISSIPATION, P D (µw) VCO IN =.5 R = R = OPEN = 3V = 6V K K K M RS (OHMS) VCO POWER DISSIPATION, P D (µw) 6 5 VCO IN =.5 R = RS = OPEN C L = 5pF = 3V C = µf = 6V = 3V C = µf = 6V C = µf K K K M R (OHMS) FIGURE. HCT6A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( = 3V,.5V, 6V) FIGURE. HC6A VCO POWER DISSIPATION vs R (, µf) VCO POWER DISSIPATION, P D (µw) 6 5 = 6V C = µf = 6V C = µf VCO IN = V (AT f MIN ) R = RS = OPEN C L = 5pF VCO POWER DISSIPATION, P D (µw) 6 5 = 5.5V C = µf = 5.5V C = µf VCO IN =.5V R = RS = OPEN K K K M R (OHMS) FIGURE. HCT6A VCO POWER DISSIPATION vs R (, µf) K K K M R (OHMS) FIGURE 3. HCT6A VCO POWER DISSIPATION vs R (, µf) VCO POWER DISSIPATION, P D (µw) 6 5 = 3V C = µf = 3V = 6V C = µf VCO IN = V (AT f MIN ) R = RS = OPEN C L = 5pF = 6V C = µf K K K M R (OHMS) FIGURE. HC6A VCO POWER DISSIPATION vs R (, µf)
19 HC/HCT6A C PD CHIP SECTION HC HCT UNIT Comparator 5 pf Comparators and 3 39 pf References should be made to Figures through 6 and Figures through 33 as indicated in the table. Values of the selected components should be within the following ranges: VCO 6 53 pf R Between 3kΩ and 3kΩ Application Information This information is a guide for the approximation of values of external components to be used with the HC6A and HCT6A in a phase-lock-loop system. R R + R C Between 3kΩ and 3kΩ Parallel Value >.7kΩ Greater Than pf SUBJECT VCO Frequency Without Extra Offset PHASE COMPARATOR PC, PC or PC3 DESIGN CONSIDERATIONS VCO Frequency Characteristic With R = and R within the range 3kΩ < R < 3kΩ, the characteristics of the VCO operation will be as shown in Figures - 6. (Due to R, C time constant a small offset remains when R =.) f MAX f VCO f o f L f MIN MIN / V VCOIN MAX FIGURE 5. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: f o = CENTER FREQUENCY: f L = FREQUENCY LOCK RANGE VCO Frequency with Extra Offset PC Selection of R and C Given f o, determine the values of R and C using Figures - 6. PC or PC3 Given f MAX calculate f o as f MAX / and determine the values of R and C using Figures - 6. To obtain f L :f L. ( -.V)/(RC) where valid range of VCO IN is.v < VCO IN < -.9V PC, PC or PC3 VCO Frequency Characteristic With R and R within the ranges 3kΩ < R < 3kΩ,3kΩ, < R < 3kΩ, the characteristics of the VCO operation will be as shown in Figures f MAX f VCO fo f L f MIN MIN / V VCOIN MAX FIGURE 6. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: f o = CENTER FREQUENCY: f L = FREQUENCY LOCK RANGE PC, PC or PC3 Selection of R, R and C Given f o and f L, offset frequency, f MIN, may be calculated from f MIN f o -.6 f L. Obtain the values of C and R by using Figures - 3. Calculate the values of R from Figures
20 SUBJECT PLL Conditions with No Signal at the SIG IN Input PLL Frequency Capture Range PHASE COMPARATOR PC VCO adjusts to f o with φ DEMOUT = 9 o and V VCOIN = / (see Figure ) PC VCO adjusts to f MIN with φ DEMOUT = -36 o and V VCOIN = V (see Figure ) PC3 VCO adjusts to f MAX with φ DEMOUT = 36 o and V VCOIN = (see Figure 6) PC, PC or PC3 Loop Filter Component Selection R3 DESIGN CONSIDERATIONS F (jω) INPUT C OUTPUT -/ τ ω (A) τ = R3 x C (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM A small capture range (f c ) is obtained if τ > f c /π (πf L /τ.) / FIGURE 7. SIMPLE LOOP FILTER FOR PLL WITHOUT OFFSET R3 INPUT R C OUTPUT F (jω) m m = R R3 + R -/ τ -/ τ3 / τ3 / τ ω (A) τ = R3 x C; (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM τ = R x C; τ3 = (R3 + R) x C PLL Locks on Harmonics at Center Frequency Noise Rejection at Signal Input AC Ripple Content when PLL is Locked PC or PC3 PC PC PC or PC3 PC PC PC3 FIGURE. SIMPLE LOOP FILTER FOR PLL WITH OFFSET Yes No High Low f r = f i, large ripple content at φ DEMOUT = 9 o f r = f i, small ripple content at φ DEMOUT = o f r = fsig IN, large ripple content at φ DEMOUT = o
21
22 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box Dallas, Texas 7565 Copyright, Texas Instruments Incorporated
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD5HC6A, CD7HC6A, CD5HCT6A, CD7HCT6A Data sheet acquired from Harris Semiconductor SCHSE February 99 - Revised May 3 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject
More informationCD74HC7046A, CD74HCT7046A
Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167A November 1997 - Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A Data sheet acquired from Harris Semiconductor SCHS204J February 1998 - Revised December 2003 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD PHASE LOCKED LOOP WITH CO DESCRIPTION The U74HC4046A is a phase-locked-loop circuit including a linear voltage-controlled oscillator (CO), three different phase comparators
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A Data sheet acquired from Harris Semiconductor SCHS204J February 1998 - Revised December 2003 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationCD54/74AC245, CD54/74ACT245
CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September 1998 - Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A Data sheet acquired from Harris Semiconductor SCHS204J February 1998 - Revised December 2003 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD74HC7046A, CD74HCT7046A
CD74HC7046A, CD74HCT7046A Data sheet acquired from Harris Semiconductor SCHS28C February 998 - Revised October 2003 Phase-Locked Loop with VCO and Lock Detector [ /Title (CD74 HC704 6A, CD74 HCT70 46A)
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More information74VHC4046 CMOS Phase Lock Loop
74VHC4046 CMOS Phase Lock Loop General Description The 74VHC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationNTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL)
NTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL) Description: The NTE980 CMOS Micropower Phase Locked Loop (PLL) consists of a low power, linear voltage controlled oscillator (VCO) and
More informationTL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power-Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationPhase-Locked Loop High-Performance Silicon-Gate CMOS
TECHNICAL DATA Phase-Locked Loop High-Performance Silicon-Gate CMOS The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs. The IN74HC4046A
More informationCD54HC297, CD74HC297, CD74HCT297
C54HC297, C74HC297, C74HCT297 ata sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 High-Speed CMOS Logic igital Phase-Locked Loop [ /Title (C74 HC297, C74 HCT29 7) /Subject
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationDATA SHEET. HEF4046B MSI Phase-locked loop. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationComplementary Switch FET Drivers
Complementary Switch FET Drivers application INFO available FEATURES Single Input (PWM and TTL Compatible) High Current Power FET Driver, 1.0A Source/2A Sink Auxiliary Output FET Driver, 0.5A Source/1A
More informationCD4066B CMOS QUAD BILATERAL SWITCH
5-V Digital or ±7.5-V Peak-to-Peak Switching 5-Ω Typical On-State Resistance for 5-V Operation Switch On-State Resistance Matched to Within 5 Ω Over 5-V Signal-Input Range On-State Resistance Flat Over
More informationCurrent Mode PWM Controller
application INFO available UC1842/3/4/5 Current Mode PWM Controller FEATURES Optimized For Off-line And DC To DC Converters Low Start Up Current (
More informationCurrent Mode PWM Controller
Current Mode PWM Controller application INFO available FEATURES Optimized for Off-line and DC to DC Converters Low Start Up Current (
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More informationNE555, SA555, SE555 PRECISION TIMERS
Timing From Microseconds to Hours Astable or Monostable Operation Adjustable Duty Cycle TTL-Compatible Output Can Sink or Source up to 00 ma Designed To Be Interchangeable With Signetics NE, SA, and SE
More informationTL317 3-TERMINAL ADJUSTABLE REGULATOR
Voltage Range Adjustable From 1.2 V to 32 V When Used With an External Resistor Divider Current Capability of 100 ma Input Regulation Typically 0.01% Per Input-Voltage Change Regulation Typically 0.5%
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationHigh-Side Measurement CURRENT SHUNT MONITOR
INA39 INA69 www.ti.com High-Side Measurement CURRENT SHUNT MONITOR FEATURES COMPLETE UNIPOLAR HIGH-SIDE CURRENT MEASUREMENT CIRCUIT WIDE SUPPLY AND COMMON-MODE RANGE INA39:.7V to 40V INA69:.7V to 60V INDEPENDENT
More informationOrdering Information PT5521 =3.3 Volts PT5522 =2.5 Volts PT5523 =2.0 Volts PT5524 =1.8 Volts PT5525 =1.5 Volts PT5526 =1.2 Volts PT5527 =1.
PT552 Series 1.5-A 5-V/3.3-V Input Adjustable Integrated Switching Regulator SLTS147A (Revised 1/5/21) Features Single-Device: 5V/3.3V Input DSP Compatible 89% Efficiency Small Footprint Space-Saving package
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationPOSITIVE-VOLTAGE REGULATORS
SLVS010N JANUARY 1976 REVISED NOVEMBER 2001 3-Terminal Regulators Current up to 100 No External Components Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting Direct Replacements
More informationL293, L293D QUADRUPLE HALF-H DRIVERS
Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range:.5 V to V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional
More informationCD54HC251, CD74HC251, CD54HCT251, CD74HCT251
Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationISO-9001 AS9120certi cation ClassQ Military
Datasheet RochesterElectronics ManufacturedComponents Rochester branded components are manufactured using eitherdie/wafers purchasedfrom theoriginalsuppliers orrochesterwafers recreated from the originalip.
More informationULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY
The ULNA is obsolete -ma Rated Collector Current (Single ) High-oltage s... Clamp Diodes ULNA, ULNA, ULNA, ULNA, ULQA, ULQA, SLRSC DECEMBER REISED MAY Inputs Compatible With arious Types of Logic Relay
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationCD4046BM/CD4046BC Micropower Phase-Locked Loop
CD4046BM/CD4046BC Micropower Phase-Locked Loop General Description The CD4046B micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower,
More informationLM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS
Wide Range of Supply oltages: Single Supply...3 to 30 (LM2904 and LM2904Q...3 to 26 ) or Dual Supplies Low Supply-Current Drain Independent of Supply oltage... 0.7 Typ Common-Mode Input oltage Range Includes
More information1.5 C Accurate Digital Temperature Sensor with SPI Interface
TMP TMP SBOS7B JUNE 00 REVISED SEPTEMBER 00. C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: -Bit + Sign, 0.0 C ACCURACY: ±. C from
More informationCD54/74HC297, CD74HCT297
C5/7HC297, C7HCT297 ata sheet acquired from Harris Semiconductor SCHS177A November 1997 - evised May 2000 High-Speed CMOS Logic igital Phase-Locked-Loop [ /Title (C7 HC297, C7 HCT29 7) /Subject Highpeed
More information50ppm/ C, 50µA in SOT23-3 CMOS VOLTAGE REFERENCE
REF312 REF32 REF325 REF333 REF34 MARCH 22 REVISED MARCH 23 5ppm/ C, 5µA in SOT23-3 CMOS VOLTAGE REFERENCE FEATURES MicroSIZE PACKAGE: SOT23-3 LOW DROPOUT: 1mV HIGH OUTPUT CURRENT: 25mA LOW TEMPERATURE
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Operating Range 2-V to 5.5-V V CC 3-State s Drive Bus Lines Directly Latch-Up
More informationLM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS
Wide Range of Supply Voltages: Single Supply...3 V to 30 V (LM2902 3 V to 26 V) or Dual Supplies Low Supply Drain Independent of Supply Voltage... 0.8 Typ Common-Mode Input Voltage Range Includes Ground
More informationCMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A
Application Report SCHA003A - February 2002 CMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A W. M. Austin Standard Linear & Logic ABSTRACT Applications of the HC/HCT4046A
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
More informationORDERING INFORMATION PACKAGE
Operates From.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4.8 ns at 3.3 V Typical V OLP (Output Ground Bounce) 2
More informationTHS6092, THS ma, +12 V ADSL CPE LINE DRIVERS
Remote Terminal ADSL Line Driver Ideal for Both Full Rate ADSL and G.Lite Compatible With 1:2 Transformer Ratio Wide Supply Voltage Range 5 V to 14 V Ideal for Single Supply 12-V Operation Low 2.1 pa/
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationLM317 3-TERMINAL ADJUSTABLE REGULATOR
3-TERMINAL ABLE REGULATOR Output Voltage Range Adjustable From 1.25 V to 37 V Output Current Greater Than 1.5 A Internal Short-Circuit Current Limiting Thermal Overload Protection Output Safe-Area Compensation
More informationTL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Function Totem-Pole Outputs for 200-mA Sink or Source Current Output Control Selects Parallel or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either Output
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 500kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.05% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More informationQS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998
Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373
More informationSN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Operating Range 2-V to 5.5-V V CC 3-State s Directly Drive Bus Lines Latch-Up Performance Exceeds 250 ma Per JESD 17 description The AHC573 devices are octal traparent D-type latches designed for 2-V to
More informationMM74HC221A Dual Non-Retriggerable Monostable Multivibrator
September 1983 Revised January 2004 MM74HC221A Dual Non-Retriggerable Monostable Multivibrator General Description The MM74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate
More informationCD74AC251, CD74ACT251
Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25
More informationCurrent Mode PWM Controller
Current Mode PWM Controller UC1842/3/4/5 FEATURES Optimized For Off-line And DC To DC Converters Low Start Up Current (
More information74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs
Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes
More informationCurrent Mode PWM Controller
Current Mode PWM Controller FEATURES Automatic Feed Forward Compensation Programmable Pulse-by-Pulse Current Limiting Automatic Symmetry Correction in Push-pull Configuration Enhanced Load Response Characteristics
More information1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 Standard 26-Type Pinout 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-up Performance
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationSN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage Compatible Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators Latch-Up Performance Exceeds 250 ma Per JESD
More informationHigh Speed PWM Controller
High Speed PWM Controller application INFO available FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More informationDescription. Table 1. Device summary. Order code Temp. range Package Packaging Marking
Quad bus buffer (3-state) Datasheet - production data Features SO14 TSSOP14 High-speed: t PD = 8 ns (typ.) at V CC = 6 V Low power dissipation: I CC = 4 μa (max.) at T A = 25 C High noise immunity: V NIH
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger Features Typical propagation delay: 13ns Wide power supply range: 2V 6V Low quiescent current: 20µA maximum (74HC Series) Low input current: 1µA maximum Fanout of
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationSN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
3-State s Drive Bus Lines Directly PNP s Reduce dc Loading on Bus Lines Hysteresis at Bus s Improves Noise Margins Typical Propagation Delay Times Port to Port, 8 ns TYPE IOL (SINK CURRENT) IOH (SOURCE
More informationNTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register
NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register Description: The NTE74HC40105 is a high speed silicon gate CMOS device in a 16 Lead DIP type package that is compatible,
More informationM74HCT574TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: f MAX = 50MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationOrder codes Temperature range Package Packaging
CMOS quad 3-state differential line driver Features TTL input compatible Typical propagation delay: 6 ns Typical output skew: 0.5 ns Output will not load line when V CC = 0 V Meets the requirements of
More information