CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
|
|
- Anna Benson
- 5 years ago
- Views:
Transcription
1 Data sheet acquired from Harris Semiconductor SCHS122B November Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog Multiplexers/Demultiplexers Features Description [ /Title (CD54 HC405 1, CD74 HC405 1, CD74 HCT40 51, CD74 HC405 2, Wide Analog Input Voltage Range ±5V Max Low On Resistance - 70Ω Typical ( - = 4.5V) - 40Ω Typical ( - = 9V) Low Crosstalk between Switches Fast Switching and Propagation Speeds Break-Before-Make Switching Wide Operating Temperature Range o C to 125 o C CD54HC/CD74HC Types - Operation Control Voltage V to V - Switch Voltage V to 10V - High Noise Immunity... N IL = 30%, N IH = 30% of, = 5V CD54HCT/CD74HCT Types - Operation Control Voltage V to 5.5V - Switch Voltage V to 10V - Direct LSTTL Input Logic Compatibility... V IL = 0.8V Max, V IH = 2V Min - CMOS Input Compatibility..... I I 1µA at V OL, V OH These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits. These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. to ). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low on resistance and low off leakages. In addition, all three devices have an enable control which, when high, disables all switches to their off state. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD54HC4051F -55 to Ld CERDIP CD54HC4051F3A -55 to Ld CERDIP CD74HC4051E -55 to Ld PDIP CD74HC4051M -55 to Ld SOIC CD54HCT4051F3A -55 to Ld CERDIP CD74HCT4051E -55 to Ld PDIP CD74HCT4051M -55 to Ld SOIC CD54HC4052F -55 to Ld CERDIP CD54HC4052F3A -55 to Ld CERDIP CD74HC4052E -55 to Ld PDIP CD74HC4052M -55 to Ld SOIC CD74HCT4052E -55 to Ld PDIP CD74HCT4052M -55 to Ld SOIC CD74HCT4052SM -55 to Ld SSOP CD54HC4053F -55 to Ld CERDIP CD54HC4053F3A -55 to Ld CERDIP CD74HC4053E -55 to Ld PDIP CD74HC4053M -55 to Ld SOIC CD74HCT4053E -55 to Ld PDIP CD74HCT4053M -55 to Ld SOIC CD74HCT4053PW -55 to Ld TSSOP NOTES: 1. When ordering, use the entire part number. Add the suffix 9 to obtain the variant in the tape and reel. For the TSSOP package only, add the suffix R to obtain the variant in the tape and reel. 2. Wafer or die is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 2000, Texas Instruments Incorporated 1
2 Pinouts HC4051, HCT4051, HC4052, CD74HCT4052, HC4053, CD74HCT4053 CD54HC4051, CD54HCT4051 (CERDIP) CD74HC4051, CD74HCT4051 (PDIP, SOIC) TOP VIEW CD54HC4052 (CERDIP) CD74HC4052, CD74HCT4052 (PDIP, SOIC) TOP VIEW CHANNEL A4 A COM OUT/IN A CHANNEL A7 A5 E A2 A1 A0 A3 S0 S1 S2 CHANNEL ADDRESS SELECT CHANNEL B0 B2 COM OUT/IN B N CHANNEL B3 B1 E A2 A1 A N A0 A3 S0 S1 CHANNEL COM OUT/IN CHANNEL CD54HC4053 (CERDIP) CD74HC4053, CD74HCT4053 (PDIP, SOIC, TSSOP) TOP VIEW CHANNEL B1 B0 C B N A N COM OUT/IN COM OUT/IN COM OUT/IN C N C A1 A0 CHANNEL E 11 S S1 8 9 S2 2
3 Functional Diagram of HC/HCT4051 CHANNEL A 7 A A 5 A 4 A 3 A 2 A 1 A S 0 11 S 1 S LOGIC LEVEL CONVERSION BINARY TO 1 OF 8 DECODER WITH ENABLE 3 A COMMON OUT/IN E 8 7 TRUTH TABLE HC/HCT4051 INPUT STATES ENABLE S 2 S 1 S 0 ON CHANNELS L L L L A0 L L L H A1 L L H L A2 L L H H A3 L H L L A4 L H L H A5 L H H L A L H H H A7 H X X X None X = Don t care 3
4 Functional Diagram of HC4052, CD74HCT4052 A CHANNELS 1 A 3 A 2 A 1 A S 1 S LOGIC LEVEL CONVERSION BINARY TO 1 OF 4 DECODER WITH ENABLE 13 3 COMMON A OUT/IN COMMON B OUT/IN E B 0 B 1 B 2 B 3 B CHANNELS TRUTH TABLE HC4052, CD74HCT4052 INPUT STATES ENABLE S 1 S 0 ON CHANNELS L L L A0, B0 L L H A1, B1 L H L A2. B2 L H H A3, B3 H X X None X = Don t care 4
5 Functional Diagram of HC4053, CD74HCT4053 LOGIC LEVEL CONVERSION 1 BINARY TO 1 OF 2 DECODERS C 1 C 0 B 1 B 0 A 1 A 0 WITH ENABLE S A COMMON OUT/IN S B COMMON OUT/IN S C COMMON OUT/IN E 8 7 TRUTH TABLE HC4053, CD74HCT4053 INPUT STATES ENABLE S 0 S 1 S 2 ON CHANNELS L L L L C0, B0, A0 L H L L C0, B0, A1 L L H L C0, B1, A0 L H H L C0, B1, A1 L L L H C1, B0, A0 L H L H C1, B0, A1 L L H H C1, B1, A0 L H H H C1, B1, A1 H X X X None X = Don t care 5
6 Absolute Maximum Ratings (Note 3) DC Supply Voltage, V to 10.5V DC Supply Voltage, V to +7V DC Supply Voltage, V to -7V DC Input Diode Current, I IK For V I < -0.5V or V I > + 0.5V ±20mA DC Switch Diode Current, I OK For V I < -0.5V or V I > + 0.5V ±20mA DC Switch Current, (Note 2) For V I > -0.5V or V I < + 0.5V ±25mA DC or Ground Current, I CC ±50mA DC Current, I EE mA Thermal Information Thermal Resistance (Typical, Note 4) θ JA ( o C/W) θ JC ( o C/W) PDIP Package N/A SOIC Package N/A CERDIP Package TSSOP Package Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C Recommended Operating Conditions For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges PARAMETER MIN MAX UNITS Supply Voltage Range (For T A = Full Package Temperature Range), (Note 5) CD54/74HC Types 2 V CD54/74HCT Types V Supply Voltage Range (For T A = Full Package Temperature Range), - CD54/74HC Types, CD54/74HCT Types (See Figure 1) 2 10 V Supply Voltage Range (For T A = Full Package Temperature Range), (Note 5) CD54/74HC Types, CD54/74HCT Types (See Figure 2) 0 - V DC Input Control Voltage, V I V Analog Switch I/O Voltage, V IS V Operating Temperature, T A o C Input Rise and Fall Times, t r, t f 2V ns 4.5V ns V ns CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 3. All voltages referenced to unless otherwise specified. 4. θ JA is measured with the component mounted on an evaluation PC board in free air. 5. In certain applications, the external load resistor current may include both and signal line components. To avoid drawing current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.V (calculated from r ON values shown in Electrical Specifications table). No current will flow through R L if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053. Recommended Operating Area as a Function of Supply Voltages HC HCT HCT HC FIGURE 1. FIGURE 2.
7 DC Electrical Specifications TEST CONDITIONS AMBIENT TEMPERATURE, T A PARAMETER V IS V I 25 o C -40 o C - 85 o C -55 o C o C MIN TYP MAX MIN MAX MIN MAX UNITS HC TYPES High Level Input Voltage, V V IH V V Low Level Input Voltage, V V IL V V On Resistance, r ON I O = 1mA, (Figure 11) or V IL or Ω V IH Ω Ω to Ω Ω Ω Maximum On Resistance Between any Two Channels, r ON Ω Ω Ω Switch On/Off Leakage Current, I IZ For Switch Off: When V IS =, V OS = ; When V IS =, V OS = For Switch On: All Applicable Combinations of V IS and V OS Voltage Levels V IL or V IH 1 and 2 Channels ±0.1 - ±1 - ±1 µa ±0.1 - ±1 - ±1 µa 4 Channels ±0.1 - ±1 - ±1 µa ±0.2 - ±2 - ±2 µa 8 Channels ±0.2 - ±2 - ±2 µa ±0.4 - ±4 - ±4 µa Control Input Leakage Current, I IL or ±0.1 - ±1 - ±1 µa Quiescent Device Current, I CC I O = 0 When V IS =, V OS = or µa When V IS =, µa V OS = 7
8 DC Electrical Specifications (Continued) TEST CONDITIONS AMBIENT TEMPERATURE, T A PARAMETER V IS V I 25 o C -40 o C - 85 o C -55 o C o C MIN TYP MAX MIN MAX MIN MAX UNITS HCT TYPES High Level Input Voltage, V IH Low Level Input Voltage, V IL 4.5 to to V V On Resistance, r ON I O = 1mA, (Figure 15) or V IL or Ω V IH Ω Ω to Ω Ω Ω Maximum On Resistance Between any Two Channels, r ON Ω Ω Ω Switch On/Off Leakage Current, I IZ For Switch Off: When V IS =, V OS = ; When V IS =, V OS = For Switch On: All Applicable Combinations of V IS and V OS Voltage Levels V IL or V IH 1 and 2 Channels ±0.1 - ±1 - ±1 µa ±0.1 - ±1 - ±1 µa 4 Channels ±0.1 - ±1 - ±1 µa ±0.2 - ±2 - ±2 µa 8 Channels ±0.2 - ±2 - ±2 µa ±0.4 - ±4 - ±4 µa Control Input Leakage - (Note 7) ±0.1 - ±1 - ±1 µa Current, I IL Quiescent Device Current, I CC I O = 0 When V IS =, V OS = or µa When V IS =, µa V OS = Additional Quiescent Device Current, I CC (Note ) Per Input Pin: 1 Unit Load to µa NOTES:. For dual supply systems theoretical worst case (V I = 2.4V, = 5.5V) specification is 1.8mA. 7. Any voltage between and. HCT Input Loading Table TYPE INPUT UNIT LOADS (NOTE) 4051, 4053 All All 0.4 NOTE: Unit load is I CC limit specified in DC Specifications table, e.g., 30mA max. at 25 o C. 8
9 Switching Specifications = 5V, T A = 25 o C, Input t r, t r = ns TYPICAL PARAMETER C L (pf) HC HCT HC HCT HC HCT UNITS Propagation Delay Switch IN to OUT, t PHL, t PLH ns Switch Turn-Off (S or E), t PHZ, tplz ns Switch Turn-On (S or E), t PZH, t PZL ns Power Dissipation Capacitance, C PD (Note 8) pf NOTE: 8. C PD is used to determine the dynamic power consumption, per package. P D = C PD V 2 CC f I + (C L + C S ) V 2 CC f O f O = output frequency f I = input frequency C L = output load capacitance C S = switch capacitance = supply voltage Switching Specifications C L = 50pF, Input t r, t r = ns AMBIENT TEMPERATURE, T A 25 o C -40 o C - 85 o C -55 o C o C PARAMETER HC HCT HC HCT HC HCT MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS Propagation Delay, Switch ns In to Out, t PLH, t PHL ns ns ns Maximum Switch Turn Off Delay from S or E to Switch Output t PHZ, t PLZ ns ns ns ns ns ns ns ns ns ns ns ns 9
10 Switching Specifications C L = 50pF, Input t r, t r = ns (Continued) AMBIENT TEMPERATURE, T A 25 o C -40 o C - 85 o C -55 o C o C PARAMETER HC HCT HC HCT HC HCT MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS Maximum Switch Turn On Delay from S or E to Switch Output t PZL, t PZH ns ns ns ns ns ns ns ns ns ns ns ns Input (Control) pf Capacitance, C I Analog Channel Specifications Typical Values at T A = 25 o C PARAMETER TEST CONDITIONS HC/HCT TYPES HC/ HCT UNITS Switch Input Capacitance, C I All pf Common Output Capacitance, C COM pf pf pf Minimum Switch Frequency Response at -3, f MAX (Figures 12, 14, 1) See Figure 3, Notes 9, MHz MHz MHz MHz MHz MHz 10
11 Analog Channel Specifications Typical Values at T A = 25 o C PARAMETER TEST CONDITIONS HC/HCT TYPES HC/ HCT UNITS Crosstalk Between any Two Switches (Note 12) See Figure 4, Notes 10, N/A (TBE) 4053 (TBE) 4051 N/A (TBE) 4053 (TBE) Sinewave Distortion See Figure 5 All % All % E or S to Switch Feedthrough Noise See Figure Notes 10, mv (TBE) mv 4053 mv 4051 mv (TBE) mv 4053 mv Switch OFF Signal Feedthrough (Figures 13, 15, 17) See Figure 7 Notes 10, NOTES: 9. Adjust input voltage to obtain 0m at V OS for f IN = 1MHz. 10. V IS is centered at ( - )/ Adjust input for 0m. 12. Not applicable for HC/HCT
12 Test Circuits and Waveforms V IS INPUT 0.1µF R SWITCH ON R C V OS1 f IS = 1MHz SINEWAVE R = 50Ω C = 10pF /2 V IS 0.1µF SWITCH ON /2 50Ω V OS 10pF METER /2 R SWITCH OFF R C V OS2 METER /2 FIGURE 3. FREQUENCY RESPONSE TEST CIRCUIT FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT E SINE- WAVE 10µF V IS f IS = 1kHz TO 10kHz SWITCH ON /2 V I = V IH 10kΩ 50pF VIS V OS DISTORTION METER /2 00Ω SWITCH ALTERNATING ON AND OFF t r, t f ns f CONT = 1MHz 50% DUTY CYCLE /2 00Ω V OS V OS 50pF SCOPE V P-P FIGURE 5. SINEWAVE DISTORTION TEST CIRCUIT FIGURE. CONTROL TO SWITCH FEEDTHROUGH NOISE TEST CIRCUIT f IS 1MHz SINEWAVE R = 50Ω C = 10pF V IS 0.1µF R SWITCH OFF V C = V IL R C V OS METER /2 /2 FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH 12
13 Test Circuits and Waveforms (Continued) t r = ns SWITCH INPUT t f = ns 90% 50% 10% t PLH SWITCH OUTPUT t PHL VEE 90% 50% 10% FIGURE 8A. ns E OR Sn 50% 90% 10% ns ns E OR Sn 1.3 t r t f ns 3V t PLZ t PZL t PLZ t PZL OUTPUT LOW TO OFF 10% 50% OUTPUT LOW TO OFF 10% 50% OUTPUT HIGH TO OFF t PHZ 90% t PZH 50% OUTPUT HIGH TO OFF t PHZ 90% t PZH 50% SWITCH ON SWITCH OFF SWITCH ON SWITCH ON SWITCH OFF SWITCH ON FIGURE 8B. HC TYPES FIGURE 8C. HCT TYPES FIGURE 8. SWITCH PROPAGATION DELAY, TURN-ON, TURN-OFF TIMES FOR t PLZ AND t PZL FOR t PHZ AND t PZH IN R L = 1kΩ C L 50pF OUT FOR t PLZ AND t PZL FOR t PHZ AND t PZH IN 50pF OUT FIGURE 9. SWITCH ON/OFF PROPAGATION DELAY TEST CIRCUIT FIGURE 10. SWITCH IN TO SWITCH OUT PROPAGATION DELAY TEST CIRCUIT 13
14 Typical Performance Curves ON RESISTANCE (Ω) = 4.5V - = V - = 9V INPUT SIGNAL VOLTAGE FIGURE 11. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE = 4.5V = -4.5V = -4.5V PIN 12 TO 3 = 2.25V = -2.25V = -2.25V PIN 12 TO K 100K 1M 10M 100M FREQUENCY (Hz) FIGURE 12. CHANNEL ON BANDWIDTH (HC/HCT4051) = 2.25V = -2.25V = -2.25V PIN 12 TO 3 = 4.5V = -4.5V = -4.5V PIN 12 TO K 100K 1M 10M 100M FREQUENCY (Hz) FIGURE 13. CHANNEL OFF FEEDTHROUGH (HC/HCT4051) = 4.5V = -4.5V = -4.5V PIN 4 TO 3 = 2.25V = -2.25V = -2.25V PIN 4 TO = 2.25V = -2.25V = -2.25V PIN 4 TO 3 = 4.5V = -4.5V = -4.5V PIN 4 TO K 100K 1M 10M 100M FREQUENCY (Hz) FIGURE 14. CHANNEL ON BANDWIDTH (HC/HCT4052) K 100K 1M 10M 100M FREQUENCY (Hz) FIGURE 15. CHANNEL OFF FEEDTHROUGH (HC/HCT4052) 14
15 Typical Performance Curves (Continued) = 4.5V = -4.5V = -4.5V PIN 5 TO 4 = 2.25V = -2.25V = -2.25V PIN 5 TO 4 10K 100K 1M 10M 100M FREQUENCY (Hz) = 2.25V = -2.25V = -2.25V PIN 5 TO 4 = 4.5V = -4.5V = -4.5V PIN 5 TO K 100K 1M 10M 100M FREQUENCY (Hz) FIGURE 1. CHANNEL ON BANDWIDTH (HC/HCT4053) FIGURE 17. CHANNEL OFF FEEDTHROUGH (HC/HCT4053) 15
16 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated
CD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167A November 1997 - Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD54/74AC245, CD54/74ACT245
CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September 1998 - Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Data sheet acquired from Harris Semiconductor SCHS122I November 1997 - Revised
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationMM74HC4066 Quad Analog Switch
MM74HC4066 Quad Analog Switch General Description The MM74HC4066 devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low ON resistance
More information74VHC VHC VHC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer
April 1994 Revised April 1999 74VHC4051 74VHC4052 74VHC4053 8-Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer General Description These multiplexers are
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationMM74HC4051 MM74HC4052 MM74HC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer
8-Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer General Description The MM74HC4051, MM74HC4052 and MM74HC4053 multiplexers are digitally controlled analog
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More informationCD74HC4067, CD74HCT4067
CD74HC4067, CD74HCT4067 Data sheet acquired from Harris Semiconductor SCHS209C February 1998 - Revised July 2003 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7,
More informationCD54HC251, CD74HC251, CD54HCT251, CD74HCT251
Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title
More information74VHC Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer
74VHC4051 8-Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer General Description Ordering Code: These multiplexers are digitally controlled
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationCD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER
CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER Qualified for Automotive Applications Wide Analog Input Voltage Range of ±5 V Max Low ON Resistance 70 Ω Typical (V CC V EE = 4.5 V) 40 Ω Typical (V CC V
More informationCD54/74HC4046A, CD54/74HCT4046A
CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed
More informationTriple 2-Channel Analog Multiplexer/Demultiplexer
November 1983 Revised April 2002 CD4051BC CD4052BC CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer Dual 4-Channel Analog Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
More informationMultiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
November 1983 Revised January 1999 CD4051BC CD4052BC CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer Dual 4-Channel Analog Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationCD4066BC Quad Bilateral Switch
Quad Bilateral Switch General Description The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC,
More informationCD4066BC Quad Bilateral Switch
Quad Bilateral Switch General Description The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC,
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationCD4066B CMOS QUAD BILATERAL SWITCH
5-V Digital or ±7.5-V Peak-to-Peak Switching 5-Ω Typical On-State Resistance for 5-V Operation Switch On-State Resistance Matched to Within 5 Ω Over 5-V Signal-Input Range On-State Resistance Flat Over
More informationCD4051B, CD4052B, CD4053B
CD, CD, CD Data sheet acquired from Harris Semiconductor SCHSD ugust - Revised March [ /Title (CD, CD, CD ) /Subject CMOS nalog ultilexrs/dem ltiplexrs with ogic evel onverion) /uthor ) /Keyords Harris
More informationCD74HC7046A, CD74HCT7046A
Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167E November 1997 - Revised October 2004 CD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationM74HC4052TTR DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER
DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C LOGIC LEVEL TRANSLATION TO ENABLE 5V LOGIC SIGNAL TO COMMUNICATE WITH ±5V ANALOG SIGNAL LOW "ON" RESISTANCE:
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationCD54HC283, CD74HC283, CD54HCT283, CD74HCT283
CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 [ /Title (CD74 HC283, CD74 HCT28 3) /Subject (High Speed CMOS Logic 4-Bit Binary Full Adder Data sheet acquired from Harris Semiconductor SCHS176D November
More informationCD54HC139, CD74HC139, CD54HCT139, CD74HCT139
Data sheet acquired from Harris Semiconductor SCHS148D September 1997 - Revised October 2003 CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 High-Speed CMOS Logic Dual 2- to 4-Line Decoder/Demultiplexer [
More informationCD4016BC Quad Bilateral Switch
Quad Bilateral Switch General Description The CD4016BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4066BC.
More informationObsolete Product(s) - Obsolete Product(s)
Single bilateral switch Features High speed: t PD = 0.3 ns (typ.) at V CC = 5 V t PD = 0.4 ns (typ.) at V CC = 3.3 V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Low "ON" resistance: R ON =6.5Ω
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationObsolete Product(s) - Obsolete Product(s)
Single 8-channel analog multiplexer/demultiplexer Features Low power dissipation: I CC = 4 μa(max) at T A =25 C Logic level translation to enable 5 V logic signal to communicate with ± 5 V analog signal
More informationCD22M x 8 x 1 BiMOS-E Crosspoint Switch. Features. Applications. Block Diagram FN Data Sheet January 16, 2006
CD22M3494 Data Sheet FN2793.7 6 x 8 x BiMOS-E Crosspoint Switch The Intersil CD22M3494 is an array of 28 analog switches capable of handling signals from DC to video. Because of the switch structure, input
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationCD4016BC Quad Bilateral Switch
CD4016BC Quad Bilateral Switch General Description The CD4016BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with
More informationNE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS
Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ Common-Mode Rejection Ratio... 100 db Typ High dc Voltage Gain... 100 V/mV Typ Peak-to-Peak Output Voltage Swing
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD5HC6A, CD7HC6A, CD5HCT6A, CD7HCT6A Data sheet acquired from Harris Semiconductor SCHSE February 99 - Revised May 3 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject
More informationUNISONIC TECHNOLOGIES CO., LTD 4066 CMOS IC
UNISONIC TECHNOLOGIES CO., LTD QUAD BILATERAL SWITCH DESCRIPTION The UTC 4066 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. FEATURES * Wide supply
More informationCD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060
CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060 Data sheet acquired from Harris Semiconductor SCHS207G February 1998 - Revised October 2003 High-Speed CMOS Logic 14-Stage Binary Counter with Oscillator
More information74V2G66STR DUAL BILATERAL SWITCH
DUAL BILATERAL SWITCH HIGH SPEED: t PD = 0.3ns (TYP.) at V CC =5V t PD = 0.4ns (TYP.) at V CC =3.3V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A = 25 C LOW "ON" RESISTANCE: R ON =6.5Ω (TYP.) AT V CC =5VI
More informationULN2804A DARLINGTON TRANSISTOR ARRAY
HIGH-VOLTAGE, HIGH-CURRENT 500-mA-Rated Collector Current (Single ) High-Voltage s...50 V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications Compatible With ULN2800A-Series
More informationCD54HC280, CD74HC280, CD54HCT280, CD74HCT280
Data sheet acquired from Harris Semiconductor SCHS175D November 1997 - Revised October 2003 Features CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker
More informationCD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520 Data sheet acquired from Harris Semiconductor SCHS216D November 1997 - Revised October 2003 High-Speed CMOS Logic Dual Synchronous Counters [ /Title (CD74
More informationIMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationCD54HC75, CD74HC75, CD54HCT75, CD74HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75 Data sheet acquired from Harris Semiconductor SCHS135F March 1998 - Revised October 2003 Dual 2-Bit Bistable Transparent Latch [ /Title (CD74 HC75, CD74 HCT75 )
More informationua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationUNISONIC TECHNOLOGIES CO., LTD
U74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/ DEMULTIPLEXER UNISONIC TECHNOLOGIES CO., LTD CMOS IC DESCRIPTION The U74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More informationCD54HC10, CD74HC10, CD54HCT10, CD74HCT10
Data sheet acquired from Harris Semiconductor SCHS128C August 1997 - Revised September 2003 CD54HC10, CD74HC10, CD54HCT10, CD74HCT10 High-Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10,
More informationTC74HC4066AP,TC74HC4066AF,TC74HC4066AFN,TC74HC4066AFT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4066AP/AF/AFN/AFT TC74HC4066AP,TC74HC4066AF,TC74HC4066AFN,TC74HC4066AFT Quad Bilateral Switch The TC74HC4066A is a high speed CMOS QUAD
More informationM74HC4051TTR SINGLE 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER
SINGLE 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C LOGIC LEVEL TRANSLATION TO ENABLE 5V LOGIC SIGNAL TO COMMUNICATE WITH ±5V ANALOG SIGNAL LOW ON RESISTANCE:
More informationObsolete Product(s) - Obsolete Product(s)
TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER LOW POWER DISSIPATION: I CC = 4µA (MAX.) at T A =25 C LOGIC LEVEL TRANSLATION TO ENABLE TTL LOGIC SIGNAL TO COMMUNICATE WITH ±5V ANALOG SIGNAL LOW "ON"
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More informationTL780 SERIES POSITIVE-VOLTAGE REGULATORS
±1% Output Tolerance at ±2% Output Tolerance Over Full Operating Range Thermal Shutdown description Internal Short-Circuit Current Limiting Pinout Identical to µa7800 Series Improved Version of µa7800
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD Triple 2-Channel Analog Multiplexer/Demultiplexer DESCRIPTION The U74LVX4053 is a high speed, low-voltage drive analog multiplexer/demultiplexer using silicon gate CMOS technology.
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More informationCD54HC147, CD74HC147, CD74HCT147
CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F September 1997 - Revised November 2003 High-Speed CMOS Logic 10- to 4-Line Priority Encoder [ /Title (CD74 HC147,
More informationHI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.
HI-HS Data Sheet September 4 FN.4 High Speed, Quad SPST, CMOS Analog Switch The HI-HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit
More informationCD54HC14, CD74HC14, CD54HCT14, CD74HCT14
CD54HC14, CD74HC14, CD54HCT14, CD74HCT14 Data sheet acquired from Harris Semiconductor SCHS129F January 1998 - Revised May 2005 High-Speed CMOS Logic Hex Inverting Schmitt Trigger [ /Title (CD74H C14,
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationPin-Out Information Pin Function. Inhibit (30V max) Pkg Style 200
PT6 Series Amp Adjustable Positive Step-down Integrated Switching Regulator SLTS29A (Revised 6/3/2) 9% Efficiency Adjustable Output Voltage Internal Short Circuit Protection Over-Temperature Protection
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description
More information74VHC4316 Quad Analog Switch with Level Translator
74VHC4316 Quad Analog Switch with Level Translator Features Typical switch enable time: 20ns Wide analog input voltage range: ±6V Low ON resistance: 50 Typ. (V CC V EE = 4.5V) 30 Typ. (V CC V EE = 9V)
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationSN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS
SLRSB DECEMBER REVISED SEPTEMBER HIGH-VOLTAGE HIGH-CURRENT -ma Rated Collector Current (Single ) High-Voltage s... V Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications
More informationCD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Data sheet acquired from Harris Semiconductor SCHS155C October 1997 - Revised August 2003 CD54HC164, CD74HC164, CD54HCT164, CD74HCT164 High-Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register
More informationAnalog Multiplexer Demultiplexer
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS The SL74HC4051 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents.
More informationCD54HC132, CD74HC132, CD54HCT132, CD74HCT132
Data sheet acquired from Harris Semiconductor SCHS145E August 1997 - Revised March 2004 CD54HC132, CD74HC132, CD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger [ /Title (CD74
More information