CD74HC7046A, CD74HCT7046A

Transcription

1 Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center Frequency of MHz (Typ) at = 5V, Minimum Center Frequency of MHz at =.5V Choice of Two Phase Comparators - Exclusive-OR - Edge-Triggered JK Flip-Flop Excellent VCO Frequency Linearity VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption Minimal Frequency Drift Zero Voltage Offset Due to Op-Amp Buffer Operating Power-Supply Voltage Range - VCO Section V to 6V - Digital Section V to 6V Fanout (Over Temperature Range) - Standard Outputs LSTTL Loads - Bus Driver Outputs LSTTL Loads Wide Operating Temperature Range o C to 5 o C Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HCT Types -.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, V IL = 0.V (Max), V IH = V (Min) - CMOS Input Compatibility, I l µa at V OL, V OH Applications FM Modulation and Demodulation Frequency Synthesis and Multiplication Frequency Discrimination Tone Decoding Data Synchronization and Conditioning Voltage-to-Frequency Conversion Motor-Speed Control Related Literature - AN3, CMOS Phase-Locked-Loop Application Using the CD7HC/HCT706A and CD7HC/HCT706A Description The Harris CD7HC706A and CD7HCT706A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC, PC), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 5 (C LD ) and pin (Gnd). For a frequency range of 00kHz to 0MHz, the lock detector capacitor should be 000pF to 0pF, respectively. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 706A forms a secondorder loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE PKG. NO. CD7HC706AE -55 to 5 6 Ld PDIP E6.3 CD7HCT706AE -55 to 5 6 Ld PDIP E6.3 CD7HC706AM -55 to 5 6 Ld SOIC M6.5 CD7HCT706AM -55 to 5 6 Ld SOIC M6.5 NOTES:. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright Harris Corporation 99 File Number 90.

2 - + Pinout Functional Diagram (PDIP, SOIC) TOP VIEW LD PC OUT COMP IN C LD SIG IN COMP IN SIG IN 3 φ 5 3 PC OUT C LD PC OUT LD VCO OUT INH C A C B GND PC OUT R R DEM OUT VCO IN C A C B R R VCO IN INH VCO 0 VCO OUT DEM OUT C C A CB VCO OUT COMP IN SIG IN PC OUT R V REF 50Ω R R VCO LOCK DETECTOR.5K 5 LOCK DETECTOR OUTPUT R R5 0 DEM OUT D Q CP Q R D UP p PC OUT 3 C LD LOCK DETECTOR CAPACITOR R3 C n D Q GND CP Q R D DOWN INH VCO IN 5 9 FIGURE. LOGIC DIAGRAM

3 Pin Descriptions PIN NO. SYMBOL NAME AND FUNCTION General Description VCO LD Lock Detector Output (Active High) PC OUT Phase Comparator Output 3 COMP IN Comparator Input VCO OUT VCO Output 5 INH Inhibit Input 6 C A Capacitor C Connection A 7 C B Capacitor C Connection B Gnd Ground (0V) 9 VCO IN VCO Input 0 DEM OUT Demodulator Output R Resistor R Connection R Resistor R Connection 3 PC OUT Phase Comparator Output SIG IN Signal Input 5 C LD Lock Detector Capacitor Input 6 Positive Supply Voltage The VCO requires one external capacitor C (between C A and C B ) and one external resistor R (between R and Gnd) or two external resistors R and R (between R and Gnd, and R and Gnd). Resistor R and capacitor C determine the frequency range of the VCO. Resistor R enables the VCO to have a frequency offset if required. See logic diagram, Figure. The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 0 (DEM OUT ). In contrast to conventional techniques where the DEM OUT voltage is one threshold voltage lower than the VCO input voltage, here the DEM OUT voltage equals that of the VCO input. If DEM OUT is used, a load resistor (R S ) should be connected from DEM OUT to Gnd; if unused, DEM OUT should be left open. The VCO output (VCO OUT ) can be connected directly to the comparator input (COMP IN ), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO, while a HIGH level disables the VCO to minimize standby power consumption. Phase Comparators The signal input (SIG IN ) can be directly coupled to the selfbiasing amplifier at pin, provided that the signal swing is between the standard HC family input logic levels, Capacitive coupling is required for signals with smaller swings. Phase Comparator (PC) This is an Exclusive-OR network. The signal and comparator input frequencies (f i ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC, assuming ripple (f r = f i ) is suppressed, is: V DEMOUT =( /π) (φ SIGIN - φ COMPIN ) where V DEMOUT is the demodulator output at pin 0; V DEMOUT =V PCOUT (via low-pass filter). The average output voltage from PC, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 0 (V DEMOUT ), is the resultant of the phase differences of signals (SIG IN ) and the comparator input (COMP IN )as shown in Figure. The average of V DEM is equal to / when there is no signal or noise at SIG IN, and with this input the VCO oscillates at the center frequency (f o ). Typical waveforms for the PC loop locked at f o shown in Figure 3. The frequency capture range (f c ) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range (f L )is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range. With PC, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency. Phase Comparator (PC) This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMP IN are not important. PC comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure ) where SIG IN causes an up-count and COMP IN a downcount. The transfer function of PC, assuming ripple (f r =f i ) is suppressed, is: V DEMOUT =( /π) (φ SIGN - φ COMPIN ) where V DEMOUT is the demodulator output at pin 0; V DEMOUT =V PCOUT (via low-pass filter). The average output voltage from PC, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 0 (V DEMOUT ), is the resultant of the phase differences of SIG IN and COMP IN as shown in Figure. Typical waveforms for the PC loop locked at f o are shown in Figure 5. When the frequencies of SIG IN and COMP IN are equal but the phase of SIG IN leads that of COMP IN, the p-type output driver at PC OUT is held ON for a time corresponding to the phase differences (φ DEMOUT ). When the phase of SIG IN lags that of COMP IN, the n-type driver is held ON. When the frequency of SIG IN is higher than that of COMP IN, the p-type output driver is held ON for most of the input signal cycle time, and for the remainder of the cycle both n-type and p-type drivers are OFF (three-state). If the SIG IN fre- 3

4 quency is lower than the COMP IN frequency, then it is the n- type driver that is held ON for most of the cycle. Subsequently, the voltage at the capacitor (C) of the low-pass filter connected to PC OUT varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C remains constant as the PC output is in three-state and the VCO input at pin 9 is a high impedance. Thus, for PC, no phase difference exists between SIG IN and COMP IN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p-type and n-type drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG IN, the VCO adjusts, via PC, to its lowest frequency. Lock Detector Theory of Operation Detection of a locked condition is accomplished by a NOR gate and an envelope detector as shown in Figure 6. When the PLL is in Lock, the output of the NOR gate is High and the lock detector output (Pin ) is at a constant high level. As the loop tracks the signal on Pin (signal in), the NOR gate outputs pulses whose widths represent the phase differences between the VCO and the input signal. The time between pulses will be approximately equal to the time constant of the VCO center frequency. During the rise time of the pulse, the diode across the.5kω resistor is forward biased and the time constant in the path that charges the lock detector capacitor is T = (50Ω x C LD ). During the fall time of the pulse the capacitor discharges through the.5kω and the 50Ω resistors and the channel resistance of the n-device of the NOR gate to ground (T = (.5kΩ + 50Ω + Rn-channel) x C LD ). The waveform preset at the capacitor resembles a sawtooth as shown in Figure 7. The lock detector capacitor value is determined by the VCO center frequency. The typical range of capacitor for a frequency of 0MHz is about 0pF and for a frequency of 00kHz is about 000pF. The chart in Figure can be used to select the proper lock detector capacitor value. As long as the loop remains locked and tracking, the level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below threshold and a level change at the output of the Schmitt trigger will indicate a loss of lock, as shown in Figure 9. The lock detector capacitor also acts to filter out small glitches that can occur when the loop is either seeking or losing lock. Note: When using phase comparator, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC will also lock on. If a detection of lock is needed over the harmonic locking range of PC, then the lock detector output must be OR-ed with the output of PC. SIG IN V DEMOUT (AV) COMP IN / VCO OUT PC OUT 0 0 o 90 o φ DEMOUT 0 o VCO IN GND FIGURE. PHASE COMPARATOR : AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: V DEMOUT = V PCOUT = ( /π) (φ SIGIN - φ COM- PIN ); φ DEMOUT = (φ SIGIN - φ COMPIN ) FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR, LOOP LOCKED AT f o

5 SIG IN V DEMOUT (AV) / COMP IN VCO OUT PC OUT GND HIGH IMPEDANCE OFF - STATE VCO IN o 0 o φ DEMOUT 360 o PCP OUT FIGURE. PHASE COMPARATOR : AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: V DEMOUT = V PCOUT = ( /π) (φ SIGIN - φ COM- PIN ); φ DEMOUT = (φ SIGIN - φ COMPIN ) FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR, LOOP LOCKED AT f o 706 LOCK DETECTOR CIRCUITRY PHASE DIFFERENCE SIG IN UP FF PIN COMP IN DN FF.5kΩ 50Ω LOCK DETECTOR OUTPUT PIN 5 C LD LOCK DETECTOR CAPACITOR FIGURE 6. CD7HC/HCT706A LOCK DETECTOR CIRCUIT.5kΩ 50Ω PIN 5 LOCK DETECTOR CAPACITOR C LD LOCK PIN DETECTOR OUTPUT V CAP VTH FIGURE 7. WAVEFORM PRESENT AT LOCK DETECTOR CAPACITOR WHEN IN LOCK 5

6 LOCK DETECTOR CAPACITOR VALUE (pf) 0M M 00K 0K K K 0K 00K M 0M 00M f, VCO CENTER FREQUENCY (HZ) FIGURE. LOCK DETECTOR CAPACITOR SELECTION CHART LOSS OF LOCK.5kΩ 50Ω PIN 5 LOCK DETECTOR CAPACITOR C LD PIN LOCK DETECTOR OUTPUT V CAP V TH FIGURE 9. WAVEFORM PRESENT AT LOCK DETECTOR CAPACITOR WHEN UNLOCKED 6

7 Absolute Maximum Ratings DC Supply Voltage, V to 7V DC Input Diode Current, I IK For V I < -0.5V or V I > + 0.5V ±0mA DC Output Diode Current, I OK For V O < -0.5V or V O > + 0.5V ±0mA DC Output Source or Sink Current per Output Pin, I O For V O > -0.5V or V O < + 0.5V ±5mA DC or Ground Current, I CC ±50mA Thermal Information Thermal Resistance (Typical, Note 3) θ JA ( o C/W) PDIP Package SOIC Package Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 50 o C Maximum Lead Temperature (Soldering 0s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range, T A o C to 5 o C Supply Voltage Range, HC Types V to 6V HCT Types V to 5.5V DC Input or Output Voltage, V I, V O V to Input Rise and Fall Time V ns (Max).5V ns (Max) 6V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 3. θ JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications PARAMETER HC TYPES VCO SECTION INH High Level Input Voltage INH Low Level Input Voltage VCO OUT High Level Output Voltage CMOS Loads VCO OUT High Level Output Voltage TTL Loads VCO OUT Low Level Output Voltage CMOS Loads VCO OUT Low Level Output Voltage TTL Loads CA, CB Low Level Output Voltage (Test Purposes Only) SYMBOL TEST CONDITIONS 5 o C -0 o C TO 5 o C -55 o CTO5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V IH V V V V IL V V V V OH V IH or V IL V V V UNITS V V V V OL V IH or V IL V V V V OL V V V V IL or V V OL V 7

8 DC Electrical Specifications (Continued) PARAMETER INH VCO IN Input Leakage Current I I or GND ±0. - ± - ± µa R Range (Note ) kω R Range (Note ) kω C Capacitance No pf Range Limit pf pf VCO IN Operating Voltage Range - Over the range specified for R for Linearity See Figure, and 35-3 (Note 5) V V V PHASE COMPARATOR SECTION SIG IN, COMP IN V IH V DC Coupled High-Level Input V Voltage V SIG IN, COMP IN V IL V DC Coupled Low-Level Input V Voltage V LD, PCn OUT High- V OH V IL or V IH V Level Output Voltage CMOS Loads V V LD, PCn OUT High- V OH V IL or V IH V Level Output Voltage TTL Loads V LD, PCn OUT Low- V OL V IL or V IH V Level Output Voltage CMOS Loads V V LD, PCn OUT Low- V OL V IL or V IH V Level Output Voltage TTL Loads V SIG IN, COMP IN Input Leakage Current PC OUT Three-State Off-State Current SIG IN, COMP IN Input Resistance SYMBOL I I or GND ±3 - ± - ±5 µa ±7 - ±9 - ± µa ± - ±3 - ±9 µa ±30 - ±3 - ±5 µa I OZ V IL or V IH ±0.5 - ±5 - ±0 µa R I V I at Self-Bias Operation Point: V I = 0.5V, See Figure DEMODULATOR SECTION Resistor Range R S at R S > 300kΩ Leakage Current Can Influence V DEMOUT TEST CONDITIONS 5 o C -0 o C TO 5 o C -55 o CTO5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX UNITS kω kω kω kω kω kω

9 DC Electrical Specifications (Continued) PARAMETER Offset Voltage VCO IN to V DEM V OFF V I = V VCOIN = Values taken over R S Range See Figure 5 Dynamic Output Resistance at DEM OUT Quiescent Device Current HCT TYPES VCO SECTION INH High Level Input Voltage INH Low Level Input Voltage VCO OUT High Level Output Voltage CMOS Loads VCO OUT High Level Output Voltage TTL Loads VCO OUT Low Level Output Voltage CMOS Loads VCO OUT Low Level Output Voltage TTL Loads CA, CB Low Level Output Voltage (Test Purposes Only) INH VCO IN Input Leakage Current 3 - ± mv.5 - ± mv 6 - ± mv R O V DEMOUT = Ω Ω Ω I CC Pins 3, 5 and at Pin 9 at GND, I I at Pins 3 and to be excluded V IH to 5.5 V IL to µa V V V OH V IH or V IL V V V OL V IH or V IL V V V OL V IH or V IL V I I Any Voltage Between and GND ±0. - ± - ± µa R Range (Note ) kω R Range (Note ) kω C Capacitance Range VCO IN Operating Voltage Range PHASE COMPARATOR SECTION SIG IN, COMP IN DC Coupled High-Level Input Voltage SYMBOL TEST CONDITIONS 5 o C -0 o C TO 5 o C -55 o CTO5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX No Limit - Over the range specified for R for Linearity See Figure, and 35-3 (Note 5) V IH to 5.5 UNITS pf V V 9

10 DC Electrical Specifications (Continued) PARAMETER SIG IN, COMP IN DC Coupled Low-Level Input Voltage LD, PCn OUT High- Level Output Voltage CMOS Loads LD, PCn OUT High- Level Output Voltage TTL Loads LD, PCn OUT Low- Level Output Voltage CMOS Loads LD, PCn OUT Low- Level Output Voltage TTL Loads SIG IN, COMP IN Input Leakage Current PC OUT Three-State Off-State Current SIG IN, COMP IN Input Resistance V IL to V V OH V IL or V IH V V OH V IL or V IH V V OL V IL or V IH V V OL V IL or V IH V I I Any Voltage Between and GND ±30 ±3 ±5 µa I OZ V IL or V IH ±0.5 ±5 - - ±0 µa R I V I at Self-Bias Operation Point: V, 0.5V, See Figure DEMODULATOR SECTION Resistor Range R S at R S > 300kΩ Leakage Current Can Influence V DEMOUT Offset Voltage VCO IN to V DEM V OFF V I = V VCOIN = Values taken over R S Range See Figure 5 Dynamic Output Resistance at DEM OUT Quiescent Device Current Additional Quiescent Device Current Per Input Pin: Unit Load Note 6 SYMBOL kω kω.5 - ± mv R O V DEMOUT = Ω I CC I CC TEST CONDITIONS 5 o C -0 o C TO 5 o C -55 o CTO5 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX or GND -. (Excluding Pin 5) µa -.5 to µa NOTES:. The value for R and R in parallel should exceed.7kω; R and R values above 300kΩ may contribute to frequency shift due to leakage currents. 5. The maximum operating voltage can be as high as -0.9V, however, this may result in an increased offset voltage. 6. For dual-supply systems theoretical worst case (V I =.V, = 5.5V) specification is.ma. UNITS 0

11 HCT Input Loading Table INPUT UNIT LOADS INH NOTE: Unit Load is I CC limit specified in DC Electrical Table, e.g., 360µA max at 5 o C. Switching Specifications C L = 50pF, Input t r, t f = 6ns TEST CONDITIONS 5 o C -0 o C TO 5 o C -55 o C TO 5 o C PARAMETER SYMBOL (V) MIN TYP MAX MIN MAX MIN MAX HC TYPES PHASE COMPARATOR SECTION Propagation Delay t PLH, t PHL SIG IN, COMP IN to PC OUT ns ns ns Output Transition Time t THL, t TLH ns ns ns Output Enable Time, SIG IN, t PZH, t PZL ns COMP IN to PC OUT ns ns Output Disable Time, SIG IN, t PHZ, t PLZ ns COMP IN to PC OUT ns ns AC Coupled Input Sensitivity ( P- V I(P-P) mv P ) at SIG IN or COMP IN mv mv VCO SECTION Frequency Stability with Temperature Change f T R = 00kΩ, R = Maximum Frequency f MAX C = 50pF R = 3.5kΩ R = C = 0pF R = 9.kΩ R = Center Frequency f o C = 0pF R = 3kΩ R = VCO IN = / Frequency Linearity f VCO R = 00kΩ R = C = 00pF UNITS Typ %/ o C %/ o C %/ o C MHz MHz MHz MHz MHz MHz MHz MHz MHz % % %

12 Switching Specifications C L = 50pF, Input t r, t f = 6ns (Continued) PARAMETER Offset Frequency DEMODULATOR SECTION V OUT vs f IN R = 0kΩ C = nf R = 00kΩ R = C = 00pF R 5 = 0kΩ R 3 = 00kΩ C = 00pF khz khz khz mv/khz mv/khz mv/khz HCT TYPES PHASE COMPARATOR SECTION Propagation Delay t PLH, t PHL SIG IN, COMP IN to PC OUT ns Output Transition Time t THL, t TLH ns Output Enable Time, SIG IN, COMP IN to PC OUT t PZH, t PZL ns Output Disable Time, SIG IN, t PHZ, t PLZ ns COMP IN to PCZ OUT AC Coupled Input Sensitivity V I(P-P) mv ( P-P ) at SIG IN or COMP IN mv mv VCO SECTION Frequency Stability with Temperature Change f T R = 00kΩ, R = Maximum Frequency f MAX C = 50pF R = 3.5kΩ R = C = 0pF R = 9.kΩ R = Center Frequency f o C = 0pF R = 3kΩ R = VCO IN = / Frequency Linearity f VCO R = 00kΩ R = C = 00pF Offset Frequency DEMODULATOR SECTION V OUT vs f IN SYMBOL TEST CONDITIONS R = 0kΩ C = nf R = 00kΩ R = C = 00pF R 5 = 0kΩ R 3 = 00kΩ C = 00pF (V) 5 o C -0 o C TO 5 o C -55 o C TO 5 o C MIN TYP MAX MIN MAX MIN MAX UNITS Typ %/ o C MHz MHz MHz % khz mv/khz

13 Test Circuits and Waveforms t r = 6ns t f = 6ns t r = 6ns t f = 6ns INPUT 90% 50% 0% GND INPUT.7V.3V 0.3V 3V GND t THL t TLH t THL t TLH INVERTING OUTPUT t PHL t PLH 90% 50% 0% INVERTING OUTPUT t PHL t PLH 90%.3V 0% FIGURE 0. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC FIGURE. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC Typical Performance Curves I I V I SELF-BIAS OPERATING POINT CENTER FREQUENCY (Hz) R =.K R = K R = 0K R =.M R = M 0 0 VCO IN = 0.5 =.5V R = V I CAPACITANCE, C (pf) FIGURE. TYPICAL INPUT RESISTANCE CURVE AT SIG IN, COMP IN FIGURE 3. HC706A TYPICAL CENTER FREQUENCY vs R, C CENTER FREQUENCY (Hz) R = 3K R = 30K R = 330K R = 3M R = 5M 0 VCO IN = = 6.0V R = CENTER FREQUENCY (Hz) R =.5K R = 5K R = 50K R =.5M R = 7.5M 0 0 VCO IN = 0.5 = 3.0V R = CAPACITANCE, C (pf) CAPACITANCE, C (pf) FIGURE. HC706A TYPICAL CENTER FREQUENCY vs R, C FIGURE 5. HC706A TYPICAL CENTER FREQUENCY vs R, C 3

14 Typical Performance Curves (Continued) CENTER FREQUENCY (Hz) R =.K R = K R = 0K R =.M R = M 0 0 VCO IN = 0.5 =.5V R = CENTER FREQUENCY (Hz) R = 3K R = 30K R = 300K R = 3M R = 5M 0 0 VCO IN = 0.5 = 5.5V R = CAPACITANCE, C (pf) CAPACITANCE, C (pf) FIGURE 6. HCT706A TYPICAL CENTER FREQUENCY vs R, C FIGURE 7. HCT706A TYPICAL CENTER FREQUENCY vs R, C VCO FREQUENCY (khz) C = 50pF R =.5M R = = 3V =.5V = 6V VCO FREQUENCY (Hz) C = 0.µF R =.5M R = = 3V =.5V = 6V VCO IN (V) FIGURE. HC706A TYPICAL VCO FREQUENCY vs VCO IN VCO IN (V) FIGURE 9. HC706A TYPICAL VCO FREQUENCY vs VCO IN (R =.5MΩ, C = 0.µF) VCO FREQUENCY (Hz) C = 0.µF R = 50K R = = 3V =.5V = 6V VCO FREQUENCY (khz) C = 0.µF R = 5.6k R = = 3V =.5V = 6V VCO IN (V) FIGURE 0. HC706A TYPICAL VCO FREQUENCY vs VCO IN (R = 50kΩ, C = 0.µF) VCO IN (V) FIGURE. HC706A TYPICAL VCO FREQUENCY vs VCO IN (R = 5.6kΩ, C = 0.µF)

15 Typical Performance Curves (Continued) VCO FREQUENCY (khz) C = 50pF R = 50K R = = 3V =.5V = 6V VCO FREQUENCY (MHz) 0 6 C = 50pF R = 5.6K R = = 3V =.5V = 6V VCO IN (V) FIGURE. HC706A TYPICAL VCO FREQUENCY vs VCO IN (R = 50kΩ, C = 0.µF) VCO IN (V) FIGURE 3. HC706A TYPICAL VCO FREQUENCY vs VCO IN (R = 5.6kΩ, C = 50pF) VCO FREQUENCY CHANGE, f (%) VCO IN = 0.5 C = 50pF, = 3V R = R =.5M R = 50K R = 3K VCO FREQUENCY CHANGE, f (%) VCO IN = 0.5 C = 50pF, =.5V R = R =.M R =.K R = 0K AMBIENT TEMPERATURE, T A ( o C) AMBIENT TEMPERATURE, T A ( o C) FIGURE. HC706A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R ( = 3V) FIGURE 5. HC706A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R 5

16 Typical Performance Curves (Continued) VCO FREQUENCY CHANGE, f (%) VCO IN = 0.5 C = 50pF, = 6.0V R = R = 3M R = 3K R = 300K AMBIENT TEMPERATURE, T A ( o C) VCO FREQUENCY CHANGE, f (%) VCO IN = 0.5 C = 50pF, = 5.5V R = R = 3M R = 3K R = 300K AMBIENT TEMPERATURE, T A ( o C) FIGURE 6. HC706A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R VCO FREQUENCY CHANGE, f (%) VCO IN = 0.5 C = 50pF, =.5V R = R =.M R =.K R = 0K AMBIENT TEMPERATURE, T A ( o C) FIGURE. HC706A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R FIGURE 7. HCT706A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R OFFSET FREQUENCY (Hz) R =.K R = K R = 0K 0 VCO IN = 0.5 =.5V R = M CAPACITANCE, C (pf) R =.M FIGURE 9. HC706A OFFSET FREQUENCY vs R, C OFFSET FREQUENCY (Hz) R =.5K R = 5K R = 50K R =.5M OFFSET FREQUENCY (Hz) R =.K R = K R = 0K R =.M 0 VCO IN = GND = 3V R = 7.5M CAPACITANCE, C (pf) FIGURE 30. HC706A OFFSET FREQUENCY vs R, C 0 VCO IN = GND =.5V R = M CAPACITANCE, C (pf) FIGURE 3. HCT706A OFFSET FREQUENCY vs R, C 6

17 Typical Performance Curves (Continued) VCO IN = - 0.9V FOR f MAX VCO IN = 0V FOR f MIN = 3V,.5V, 6V OFFSET FREQUENCY (Hz) R = 3M VCO IN = GND 0 HC - = 6V HCT - = 5.5V R = 5M CAPACITANCE, C (pf) R = 3K R = 30K R = 300K f MAX /f MIN R/R 0 0 FIGURE 3. HC706A AND HCT706A OFFSET FREQUENCY vs R, C FIGURE 33. HC706A f MIN /f MAX vs R/R 0 VCO IN = - 0.9V FOR f MAX VCO IN = 0V FOR f MIN =.5V TO 5.5V f f MAX /f MIN 0 f f 0 f 0 f V V V = 0.5V OVER THE RANGE: FOR VCO LINEARITY f o = f + f LINEARITY = f o - f o f x 00% o R/R 0 0 MIN / MAX V VCOIN FIGURE 3. HCT706A f MAX /f MIN vs R/R FIGURE 35. DEFINITION OF VCO FREQUENCY LINEARITY LINEARITY (%) C = 50pF =.5V R = VCO IN =.5V ± V VCO IN =.5V ± 0.5V LINEARITY (%) C = 50pF = 3V R = VCO IN =.50V ± 0.V VCO IN =.50V ± 0.3V K 0K 00K M 0M R (OHMS) FIGURE 36. HC706A VCO LINEARITY vs R - K 0K 00K M 0M R (OHMS) FIGURE 37. HC706A VCO LINEARITY vs R 7

18 Typical Performance Curves (Continued) LINEARITY (%) C = 50pF = 6V R = VCO IN = 3V ±.5V VCO IN = 3V ± 0.6V - K 0K 00K M 0M R (OHMS) LINEARITY (%) = 5.5V, VCO IN =.75V ±.3V =.5V, VCO IN =.5V ±.0V = 5.5V, VCO IN =.75V ±0.55V =.5V, VCO IN =.5V ±0.5V C = 50pF R = OPEN - K 0K 00K M 0M R (OHMS) FIGURE 3. HC706A VCO LINEARITY vs R FIGURE 39. HCT706A VCO LINEARITY vs R DEMODULATOR POWER DISSIPATION, P D (µw) VCO IN = 0.5 = 3V = 6V =.5V K 0K 00K M RS (OHMS) DEMODULATOR POWER DISSIPATION, P D (µw) VCO IN = 0.5 R = R = OPEN = 3V = 6V =.5V K 0K 00K M RS (OHMS) FIGURE 0. HC706A DEMODULATOR POWER DISSIPATION vs RS (TYP) FIGURE. HCT706A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( = 3V,.5V, 6V) VCO POWER DISSIPATION, P D (µw) VCO IN = 0.5 R = RS = OPEN C L = 50pF = 3V C = µf = 6V C = 50pF = 3V C = 50pF =.5V C = µf = 6V C = µf =.5V C = 50pF K 0K 00K M R (OHMS) VCO POWER DISSIPATION, P D (µw) = 6V C = 50pF =.5V C = µf = 6V C = µf VCO IN = 0V (AT f MIN ) R = RS = C L = 50pF =.5V C = 50pF K 0K 00K M R (OHMS) FIGURE. HC706A VCO POWER DISSIPATION vs R (C = 50pF, µf) FIGURE 3. HCT706A VCO POWER DISSIPATION vs R (C = 50pF, µf)

19 Typical Performance Curves (Continued) VCO POWER DISSIPATION, P D (µw) = 5.5V C = µf = 5.5V C = 50pF =.5V C = µf VCO IN = 0.5V R = RS = =.5V C = 50pF K 0K 00K M R (OHMS) VCO POWER DISSIPATION, P D (µw) = 3V C = µf = 3V C = 50pF = 6V C = 50pF =.5V C = µf VCO IN = 0V (AT f MIN ) R = RS = C L = 50pF =.5V C = 50pF = 6V C = µf K 0K 00K M R (OHMS) FIGURE. HCT706A VCO POWER DISSIPATION vs R (C = 50pF, µf) FIGURE 5. HC706A VCO POWER DISSIPATION vs R (C = 50pF, µf) 9

20 HC/HCT706A C PD CHIP SECTION HC HCT UNIT Comparator 50 pf Comparator 39 pf VCO 6 53 pf Application Information This information is a guide for the approximation of values of external components to be used with the CD7HC706A and CD7HCT706A in a phase-lock-loop system. References should be made to Figures 3 through 3 and Figures 36 through as indicated in the table. Values of the selected components should be within the following ranges: R > 3kΩ; R > 3kΩ; R R parallel value >.7kΩ; C greater than 0pF SUBJECT VCO Frequency Without Extra Offset (R = ) PHASE COMPARATOR PC or PC DESIGN CONSIDERATIONS VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 3-3. f MAX f VCO f o f L f MIN MIN / V VCOIN MAX FIGURE 6. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: f o = CENTER FREQUENCY: f L = FREQUENCY LOCK RANGE PC Selection of R and C Given f o, determine the values of R and C using Figures 3-7. VCO Frequency with Extra Offset (R > 3kΩ) PC Given f MAX calculate f o as f MAX / and determine the values of R and C using Figures 3-7. To obtain f L : f L ( VCO IN ) where 0.9V < VCO IN < - 0.9V is the range of VCO IN RC PC or PC VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 9-3. f MAX f VCO fo f L f MIN MIN / V VCOIN MAX FIGURE 7. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: f o = CENTER FREQUENCY: f L = FREQUENCY LOCK RANGE PC or PC Selection of R, R and C Given f o and f L, offset frequency, f MIN, may be calculated from f MIN f o -.6 f L. Obtain the values of C and R by using Figures 9-3. Calculate the values of R from Figures

21 SUBJECT PHASE COMPARATOR DESIGN CONSIDERATIONS PLL Conditions with No Signal at the SIG IN Input PC VCO adjusts to f o with φ DEMOUT = 90 o and V VCOIN = / (see Figure ) PC VCO adjusts to f MIN with φ DEMOUT = -360 o and V VCOIN = 0V (see Figure ) PLL Frequency Capture Range PC or PC Loop Filter Component Selection R3 F (jω) INPUT C OUTPUT -/ τ ω (A) τ = R3 x C (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM A small capture range (f c ) is obtained if τ > f c (/π) (πf L /τ.) / FIGURE. SIMPLE LOOP FILTER FOR PLL WITHOUT OFFSET R3 INPUT R C OUTPUT F (jω) m m = R R3 + R -/ τ -/ τ3 / τ3 / τ ω (A) τ = R x C; (B) AMPLITUDE CHARACTERISTIC (C) POLE-ZERO DIAGRAM τ3 = (R3 + R) x C PLL Locks on Harmonics at Center Frequency Noise Rejection at Signal Input AC Ripple Content when PLL is Locked PC PC PC PC PC PC FIGURE 9. SIMPLE LOOP FILTER FOR PLL WITH OFFSET Yes No High Low f r = f i, large ripple content at φ DEMOUT = 90 o f r = f i, small ripple content at φ DEMOUT = 0 o Lock Detector Circuit The lock detector feature is very useful in data synchronization, motor speed control, and demodulation. By adjusting the value of the lock detector capacitor so that the lock output will change slightly before actually losing lock, the designer can create an early warning indication allowing corrective measures to be implemented. The reverse is also true, especially with motor speed controls, generators, and clutches that must be set up before actual lock occurs or disconnected during loss of lock. When using phase comparator, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC will lock on.

22 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 999, Texas Instruments Incorporated