CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
|
|
- Felicity Bertha Carpenter
- 5 years ago
- Views:
Transcription
1 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State Positive-Edge Triggered escription [ /Title (C74 HC374, C74 HCT37 4, C74 HC574, C74 HCT57 Buffered Inputs Common Three-State Output Enable Control Three-State Outputs Bus Line riving Capability Typical Propagation elay (Clock to Q) = 15ns at = 5V, C L = 15pF, T A = 25 o C Fanout (Over Temperature Range) - Standard Outputs LSTTL Loads - Bus river Outputs LSTTL Loads Wide Operating Temperature Range o C to 125 o C Balanced Propagation elay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - 2V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HCT Types - 4.5V to 5.5V Operation - irect LSTTL Input Logic Compatibility, V IL = 0.8V (Max), V IH = 2V (Min) - CMOS Input Compatibility, I l 1µA at V OL, V OH The HC374, HCT374, HC574, and HCT574 are octal -type flip-flops with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the LOW to HIGH transition of clock (CP). The output enable (OE) controls the 3-state outputs and is independent of the register operation. When OE is HIGH, the outputs are iin the high-impedance state. The 374 and 574 are identical in function and differ only in their pinout arrangements. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE C54HC374F3A -55 to Ld CERIP C54HC574F3A -55 to Ld CERIP C54HCT374F3A -55 to Ld CERIP C54HCT574F3A -55 to Ld CERIP C74HC374E -55 to Ld PIP C74HC374M -55 to Ld SOIC C74HC374M96-55 to Ld SOIC C74HC574E -55 to Ld PIP C74HC574M -55 to Ld SOIC C74HC574M96-55 to Ld SOIC C74HCT374E -55 to Ld PIP C74HCT374M -55 to Ld SOIC C74HCT374M96-55 to Ld SOIC C74HCT574E -55 to Ld PIP C74HCT574M -55 to Ld SOIC C74HCT574M96-55 to Ld SOIC NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 2003, Texas Instruments Incorporated 1
2 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Pinouts C54HC374, C54HCT374 (CERIP) C74HC374, C74HCT374 (PIP, SOIC) TOP VIEW C54HC574, C54HCT574 (CERIP) C74HC574, C74HCT574 (PIP, SOIC) TOP VIEW OE 1 20 OE 1 20 Q Q Q Q Q2 Q Q Q3 Q Q Q Q Q6 Q Q Q CP CP Functional iagram CP OE Q 0 Q 1 Q 2 Q 3 Q 4 Q 5 Q 6 Q 7 TRUTH TABLE S OE CP n Qn L H H L L L L L X Q0 H X X Z H = High Level (Steady State) L = Low Level (Steady State) X= on t Care = Transition from Low to High Level Q0= The level of Q before the indicated steady-state input conditions were established Z = High Impedance State 2
3 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Absolute Maximum Ratings C Supply, V to 7V C Input iode, I IK For V I < -0.5V or V I > + 0.5V ±20mA C Output iode, I OK For V O < -0.5V or V O > + 0.5V ±20mA C rain, per Output, I O For -0.5V < V O < + 0.5V ±35mA C Output Source or Sink per Output Pin, I O For V O > -0.5V or V O < + 0.5V ±25mA C or Ground, I CC ±50mA Thermal Information Thermal Resistance (Typical, Note 1) θ JA ( o C/W) E (PIP) Package M (SOIC) Package Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range, T A o C to 125 o C Supply Range, HC Types V to 6V HCT Types V to 5.5V C Input or Output, V I, V O V to Input Rise and Fall Time 2V ns (Max) 4.5V ns (Max) 6V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. The package thermal impedance is calculated in accordance with JES C Electrical Specifications PARAMETER HC TYPES High Level Input Low Level Input High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads Input Leakage SYMBOL TEST CONITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX V IH V V V V IL V V V V OH V IH or V IL V V V V V V V OL V IH or V IL V V V I I or V V V ±0.1 - ±1 - ±1 µa 3
4 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 C Electrical Specifications (Continued) PARAMETER Quiescent evice Three- State Leakage HCT TYPES High Level Input Low Level Input High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads Input Leakage Quiescent evice Three- State Leakage Additional Quiescent evice Per Input Pin: 1 Unit Load SYMBOL I CC V IL or V IH or V O = or V IH to 5.5 V IL to µa ±0.5 - ±5.0 - ±10 µa V V V OH V IH or V IL V V V OL V IH or V IL V I I I CC V IL or V IH I CC (Note 2) TEST CONITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX and or V O = or V ±0.1 - ±1 - ±1 µa µa ±0.5 - ±5.0 - ±10 µa to 5.5 NOTE: 2. For dual-supply systems theoretical worst case (V I = 2.4V, = 5.5V) specification is 1.8mA. HCT Input Loading Table UNIT LOAS µa HCT374 HCT CP OE NOTE: Unit Load is I CC limit specific in C Electrical Specifications Table, e.g., 360µA max. at 25 o C. 4
5 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Prerequisite for Switching Specifications 25 o C -40 o C TO 85 o C -55 o C TO 125 o C PARAMETER SYMBOL (V) MIN TYP MAX MIN TYP MAX MIN TYP MAX HC TYPES Maximum Clock Frequency f MAX MHz MHz MHz Clock Pulse Width t W ns ns ns Setup Time ata to Clock t SU ns ns ns Hold Time ata to Clock t H ns ns ns HCT TYPES Maximum Clock Frequency f MAX MHz Clock Pulse Width t W ns Setup Time ata to Clock Hold Time ata to Clock t SU ns t H ns Switching Specifications C L = 50pF, Input t r, t f = 6ns PARAMETER SYMBOL TEST CONITIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN MAX MIN MAX HC TYPES Propagation elay t PLH, t PHL C L = 50pF Clock to Output ns ns C L = 15pF ns C L = 50pF ns Output isable to Q t PLZ,t PHZ C L = 50pF ns ns C L = 15pF ns C L = 50pF ns 5
6 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Switching Specifications C L = 50pF, Input t r, t f = 6ns (Continued) PARAMETER SYMBOL TEST CONITIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN MAX MIN MAX Output Enable to Q t PZL,t PZH C L = 50pF ns ns C L = 15pF ns C L = 50pF ns Maximum Clock Frequency f MAX C L = 15pF MHz Output Transition Time t THL, t TLH C L = 50pF ns ns ns Input Capacitance C I C L = 50pF pf Three-State Output Capacitance Power issipation Capacitance (Notes 3, 4) C O pf C P C L = 15pF pf HCT TYPES Propagation elay t PHL, t PLH Clock to Output C L = 50pF ns C L = 15pF ns Output isable to Q t PLZ,t PHZ C L = 50pF ns C L = 15pF ns Output Enable to Q t PZL,t PZH C L = 50pF ns C L = 15pF ns Maximum Clock Frequency f MAX C L = 15pF MHz Output Transition Time t TLH, t THL C L = 50pF ns Input Capacitance C I C L = 50pF pf Three-State Output Capacitance Power issipation Capacitance (Notes 3, 4) C O pf C P C L = 15pF pf NOTES: 3. C P is used to determine the dynamic power consumption, per package. 4. P =C P V 2 CC fi + V 2 CC fo C L where f i = Input Frequency, f O = Output Frequency, C L = Output Load Capacitance, = Supply. 6
7 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Test Circuits and Waveforms t r C L CLOCK t f C L I t WL + t WH = fcl t r C L = 6ns CLOCK t f C L = 6ns I t WL + t WH = fcl 2.7V t WL t WH t WL t WH NOTE: Outputs should be switching from to in accordance with device truth table. For f MAX, input duty cycle =. FIGURE 1. HC CLOCK PULSE RISE AN FALL TIMES AN PULSE WITH NOTE: Outputs should be switching from to in accordance with device truth table. For f MAX, input duty cycle =. FIGURE 2. HCT CLOCK PULSE RISE AN FALL TIMES AN PULSE WITH t r = 6ns t f = 6ns t r = 6ns t f = 6ns 2.7V 0. t THL t TLH t THL t TLH INVERTING t PHL t PLH INVERTING t PHL t PLH FIGURE 3. HC TRANSITION TIMES AN PROPAGATION ELAY TIMES, COMBINATION LOGIC FIGURE 4. HCT TRANSITION TIMES AN PROPAGATION ELAY TIMES, COMBINATION LOGIC CLOCK t r C L t f C L CLOCK t r C L 2.7V 0. t f C L t H(H) t H(L) t H(H) t H(L) ATA t SU(H) t SU(L) ATA t SU(H) t SU(L) t TLH t THL t TLH t THL t PLH t PHL t PLH t PHL t REM SET, RESET OR PRESET t REM SET, RESET OR PRESET IC C L 50pF IC C L 50pF FIGURE 5. HC SETUP TIMES, HOL TIMES, REMOVAL TIME, AN PROPAGATION ELAY TIMES FOR EGE TRIGGERE SEQUENTIAL LOGIC CIRCUITS FIGURE 6. HCT SETUP TIMES, HOL TIMES, REMOVAL TIME, AN PROPAGATION ELAY TIMES FOR EGE TRIGGERE SEQUENTIAL LOGIC CIRCUITS 7
8 C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 Test Circuits and Waveforms (Continued) 6ns ISABLE 6ns t r ISABLE 6ns t f ns tplz t PZL t PLZ t PZL LOW TO OFF LOW TO OFF HIGH TO OFF t PHZ t PZH HIGH TO OFF t PHZ t PZH S ENABLE S ISABLE S ENABLE S ENABLE S ISABLE S ENABLE FIGURE 7. HC THREE-STATE PROPAGATION ELAY WAVEFORM FIGURE 8. HCT THREE-STATE PROPAGATION ELAY WAVEFORM OTHER S TIE HIGH OR LOW ISABLE IC WITH THREE- STATE R L = 1kΩ C L 50pF FOR t PLZ AN t PZL FOR t PHZ AN t PZH NOTE: Open drain waveforms t PLZ and t PZL are the same as those for three-state shown on the left. The test circuit is Output R L =1kΩ to, C L = 50pF. FIGURE 9. HC AN HCT THREE-STATE PROPAGATION ELAY TEST CIRCUIT 8
CD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167A November 1997 - Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD54HC297, CD74HC297, CD74HCT297
C54HC297, C74HC297, C74HCT297 ata sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 High-Speed CMOS Logic igital Phase-Locked Loop [ /Title (C74 HC297, C74 HCT29 7) /Subject
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD54/74HC297, CD74HCT297
C5/7HC297, C7HCT297 ata sheet acquired from Harris Semiconductor SCHS177A November 1997 - evised May 2000 High-Speed CMOS Logic igital Phase-Locked-Loop [ /Title (C7 HC297, C7 HCT29 7) /Subject Highpeed
More informationCD54/74AC245, CD54/74ACT245
CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September 1998 - Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LT 8-STAGE SHIFT & STORE BUS REGISTER ESCRIPTION The U74HC4094 consists of an 8-stage shift register and an 8-stage -type latch with 3-stage parallel outputs. ata is shifted
More informationNTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register
NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register Description: The NTE74HC40105 is a high speed silicon gate CMOS device in a 16 Lead DIP type package that is compatible,
More informationM74HCT574TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: f MAX = 50MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationCD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More information74AC374 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs
74AC374 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The AC/ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and
More information74LVC273 Octal D-type flip-flop with reset; positive-edge trigger
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Wide supply voltage range of 1.2V to 3.6V Conforms to
More informationP54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic
P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.6ns max (MIL) Output levels compatible with TTL
More informationDM74AS651 DM74AS652 Octal Bus Transceiver and Register
DM74AS651 DM74AS652 Octal Bus Transceiver and Register General Description These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus
More informationQS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998
Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationCD54HC109, CD74HC109, CD54HCT109, CD74HCT109
CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title
More information74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs
Octal D-Type Flip-Flop with 3-STATE Outputs General Description The AC/ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised October 2003 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State [ /Title
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationM74HC374TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: f MAX = 90MHz (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC
More information74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs
Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes
More informationDM74ALS652 Octal 3-STATE Bus Transceiver and Register
DM74LS652 Octal 3-STTE us Transceiver and Register General Description This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationCD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520 Data sheet acquired from Harris Semiconductor SCHS216D November 1997 - Revised October 2003 High-Speed CMOS Logic Dual Synchronous Counters [ /Title (CD74
More informationCD54/74HC4046A, CD54/74HCT4046A
CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed
More informationCD54HC299, CD74HC299, CD54HCT299, CD74HCT299
CD54HC299, CD74HC299, CD54HCT299, CD74HCT299 Data sheet acquired from Harris Semiconductor SCHS178C January 1998 - Revised May 2003 High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State [ /Title
More information74AC821 74ACT Bit D-Type Flip-Flop with 3-STATE Outputs
74AC821 74ACT821 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The AC/ACT821 is a 10-bit D-type flip-flop with 3-STATE outputs arranged in a broadside pinout. Ordering Code: Features
More informationCD54HC73, CD74HC73, CD74HCT73
CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E February 1998 - Revised September 2003 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74
More informationINTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook
INTEGRATE CIRCUITS 995 May 22 IC23 ata Handbook FEATURES is flow-through pinout version of 74ABT374 Inputs and outputs on opposite side of package allow easy interface to microprocessors 3-State outputs
More informationUNISONIC TECHNOLOGIES CO., LTD
U74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/ DEMULTIPLEXER UNISONIC TECHNOLOGIES CO., LTD CMOS IC DESCRIPTION The U74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low
More informationCD54HC166, CD74HC166, CD54HCT166, CD74HCT166
CD54HC166, CD74HC166, CD54HCT166, CD74HCT166 Data sheet acquired from Harris Semiconductor SCHS157C February 1998 - Revised October 2003 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: t PD = 13 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More informationM74HCT04. Hex inverter. Features. Description
Hex inverter Features High speed: t PD = 11 ns (typ.) at =4.5V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Compatible with TTL outputs: V IH = 2 V (min.) V IL = 0.8 V (max) Balanced propagation
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationCD54HC112, CD74HC112, CD54HCT112, CD74HCT112
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger [ /Title
More information74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs
Octal D-Type Flip-Flop with 3-STATE Outputs General Description The AC/ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The
More informationM74HC563TTR OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING HIGH SPEED: t PD = 13 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationCD54HC75, CD74HC75, CD54HCT75, CD74HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75 Data sheet acquired from Harris Semiconductor SCHS135F March 1998 - Revised October 2003 Dual 2-Bit Bistable Transparent Latch [ /Title (CD74 HC75, CD74 HCT75 )
More informationCD74HC7046A, CD74HCT7046A
Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center
More informationCD54HC74, CD74HC74, CD54HCT74, CD74HCT74
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74 Data sheet acquired from Harris Semiconductor SCHS124D January 1998 - Revised September 2003 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features
More informationCD54HC4017, CD74HC4017
CD54HC4017, CD74HC4017 Data sheet acquired from Harris Semiconductor SCHS200D November 1997 - Revised October 2003 High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs [ /Title (CD74 HC401
More informationCD54HC40105, CD74HC40105, CD54HCT40105, CD74HCT40105
CD54HC40105, CD74HC40105, CD54HCT40105, CD74HCT40105 Data sheet acquired from Harris Semiconductor SCHS222C February 1998 - Revised October 2003 High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register [ /Title
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC0 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC0 74HC/HCT/HCU/HCMOS Logic Package Information The IC0 74HC/HCT/HCU/HCMOS
More informationDATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20
INTEGRATED CIRCUITS DATA SHEET 3.3 V 32-bit edge-triggered D-type flip-flop; Supersedes data of 2002 Mar 20 2004 Oct 15 FEATURES 32-bit edge-triggered flip-flop buffers Output capability: +64 ma/ 32 ma
More information74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
8-Input Universal Shift/Storage Register with Common Parallel I/O Pi General Description The AC/ACT299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible:
More informationM74HC299TTR 8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR
8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR HIGH SPEED : f MAX = 80MHz (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More informationP54FCT373T/74fct373T OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic
P54FCT373T/74fct373T OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.6ns max (MIL) Reduced VOH (typically = 3.3 V)
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING HIGH SPEED: t PD = 12 (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More informationM74HCT174TTR HEX D-TYPE FLIP FLOP WITH CLEAR
HEX D-TYPE FLIP FLOP WITH CLEAR HIGH SPEED : f MAX = 56MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) SYMMETRICAL
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationObsolete Product(s) - Obsolete Product(s)
HIGH SPEED: f MAX = 180 MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT
More informationCD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
More informationCD54HC251, CD74HC251, CD54HCT251, CD74HCT251
Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised October 2003 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State [ /Title
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
More informationPHILIPS 74F534 flip-flop datasheet
PHILIPS flip-flop datasheet http://www.manuallib.com/philips/74f534-flip-flop-datasheet.html The is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sectio of the device
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 13ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More information74ABT273 Octal D-Type Flip-Flop
Octal D-Type Flip-Flop General Description The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load
More informationFST Bit Bus Switch
Features 4 Ω Switch Connection between Two Ports Minimal Propagation Delay through the Switch Low I CC Zero Bounce in Flow-through Mode Control Inputs Compatible with TTL Level Description December 2012
More informationINTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook
INTEGRATE CIRCUITS 1995 Sep 06 IC23 ata Handbook FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Power-up reset See 74ABT377 for clock enable version
More informationDM74ALS245A Octal 3-STATE Bus Transceiver
DM74ALS245A Octal 3-STATE Bus Transceiver General Description This advanced low power Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceivers. These circuits are
More information74LCX374 OCTAL D-TYPE FLIP FLOP NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
OCTAL D-TYPE FLIP FLOP NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED: f MAX = 150 MHz (MIN.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
More information74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs
74ALVC162245 Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs General Description The ALVC162245 contains sixteen non-inverting
More information74V1T126CTR SINGLE BUS BUFFER (3-STATE)
SINGLE BUS BUFFER (3-STATE) HIGH SPEED: t PD = 3.6ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN), V IL = 0.8V (MAX) POWER DOWN
More informationDM74ALS174 DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear
Hex/Quad D-Type Flip-Flops with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and
More informationCD54HC297, CD74HC297, CD74HCT297
C54HC297, C74HC297, C74HCT297 ata sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 High-Speed CMOS Logic igital Phase-Locked Loop [ /Title (C74 HC297, C74 HCT29 7) /Subject
More information74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs
74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs General Description The AC/ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and
More informationINTEGRATED CIRCUITS. 74LVT V Octal D flip-flop. Product specification Supersedes data of 1994 May 11 IC23 Data Handbook.
INTEGRATE CIRCUITS Supersedes data of 994 May IC23 ata Handbook 998 Feb 9 FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Output capability: +64mA/
More informationUNISONIC TECHNOLOGIES CO., LTD CD4541
UNISONIC TECHNOLOGIES CO., LTD CD4541 PROGRAMMABLE TIMER DESCRIPTION The CD4541 programmable timer comprise a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two
More information74VHCT16244ATTR 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =4µA (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V (MIN.) V IL
More informationNC7SZ175 TinyLogic UHS D-Type Flip-Flop with Asynchronous Clear
TinyLogic UHS D-Type Flip-Flop with Asynchronous Clear General Description The NC7SZ175 is a single positive edge-triggered D-type CMOS Flip-Flop with Asynchronous Clear from Fairchild s Ultra High Speed
More information74AC573 74ACT573 Octal Latch with 3-STATE Outputs
74AC573 74ACT573 Octal Latch with 3-STATE Outputs General Description The 74AC573 and 74ACT573 are high-speed octal latches with buffered common Latch Enable (LE) and buffered common Output Enable (OE)
More informationMM74HC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More information74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.),
More informationP54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION
P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.1ns max (MIL) Output levels compatible
More informationP54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic
P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.1ns max (MIL) Output levels compatible with TTL
More information74ALVC16500 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs General Description The ALVC16500 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops
More information