CD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
|
|
- Suzan Wilkerson
- 5 years ago
- Views:
Transcription
1 Data sheet acquired from Harris Semiconductor SCHS167A November Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State Features Description [ /Title ( HC240, HCT24 0, HC241, HCT24 1, HC244, HC/HCT240 Inverting HC/HCT241 Non-Inverting HC/HCT244 Non-Inverting Typical Propagation Delay = 8ns at = 5V, C L = 15pF, T A = 25 o C for HC240 Three-State Outputs Buffered Inputs High- Bus Driver Outputs Fanout (Over Temperature Range) - Standard Outputs LSTTL Loads - Bus Driver Outputs LSTTL Loads Wide Operating Temperature Range o C to 125 o C Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs HC Types - 2V to 6V Operation - High Noise Immunity: N IL = 30%, N IH = 30% of at = 5V HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, V IL = 0.8V (Max), V IH = 2V (Min) - CMOS Input Compatibility, I l 1µA at V OL, V OH The HC240 and HCT240 are inverting three-state buffers having two active-low output enables. The HC241, HCT241, HC244 and HCT244 are non-inverting threestate buffers that differ only in that the 241 has one activehigh and one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD54HC240F3A -55 to Ld CERDIP HC240E -55 to Ld PDIP HC240M -55 to Ld SOIC CD54HCT240F3A -55 to Ld CERDIP HCT240E -55 to Ld PDIP HCT240M -55 to Ld SOIC HC241E -55 to Ld PDIP CD54HCT241F3A -55 to Ld CERDIP HCT241E -55 to Ld PDIP HCT241M -55 to Ld SOIC CD54HC244F -55 to Ld CERDIP CD54HC244F3A -55 to Ld CERDIP HC244E -55 to Ld PDIP HC244M -55 to Ld SOIC CD54HCT244F -55 to Ld CERDIP CD54HCT244F3A -55 to Ld CERDIP HCT244E -55 to Ld PDIP HCT244M -55 to Ld SOIC NOTES: 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 2000, Texas Instruments Incorporated 1
2 Pinout CD54HC240, CD54HCT240, CD54HCT241, CD54HC244, CD54HCT244 (CERDIP) HC240, HCT240, HC241, HCT241, HC244, HCT244 (PDIP, SOIC) TOP VIEW 240 1OE 1A0 2Y3 1A1 2Y2 1A2 2Y1 1A3 2Y OE 1 1A0 2 2Y3 3 1A1 4 2Y2 5 1A2 6 2Y1 7 1A3 8 2Y OE (241) 2OE (240, 244) 18 1Y0 1Y0 17 2A3 2A3 16 1Y1 1Y1 15 2A2 2A2 14 1Y2 1Y2 13 2A1 2A1 12 1Y3 1Y3 11 2A0 2A0 Functional Diagram 241 AND A Y0 1Y0 1A Y1 1Y1 1A Y2 1Y2 1A Y3 1Y3 11 2A0 9 2Y0 2Y0 13 2A1 7 2Y1 2Y1 15 2A2 5 2Y2 2Y2 240 AND 244 1OE 2OE 17 2A OE 2OE Y3 2Y3 = 20 = 10 2
3 Absolute Maximum Ratings DC Supply, V to 7V DC Input Diode, I IK For V I < -0.5V or V I > + 0.5V ±20mA DC Output Diode, I OK For V O < -0.5V or V O > + 0.5V ±20mA DC Drain, per Output, I O For -0.5V < V O < + 0.5V ±35mA DC Output Source or Sink per Output Pin, I O For V O > -0.5V or V O < + 0.5V ±25mA DC or Ground, I CC ±70mA Thermal Information Thermal Resistance (Typical, Note 3) θ JA ( o C/W) PDIP Package SOIC Package Maximum Junction Temperature o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C (SOIC - Lead Tips Only) Operating Conditions Temperature Range (T A ) o C to 125 o C Supply Range, HC Types V to 6V HCT Types V to 5.5V DC Input or Output, V I, V O V to Input Rise and Fall Time 2V ns (Max) 4.5V ns (Max) 6V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 3. θ JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications TEST CONDITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C PARAMETER HC TYPES SYMBOL V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX UNITS High Level Input V IH V V V Low Level Input V IL V V High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads V OH V OL V V IH or V V IL V V V V V IH or V V IL V V V V Input Leakage I I or ±0.1 - ±1 - ±1 µa Quiescent Device I CC or µa 3
4 DC Electrical Specifications (Continued) PARAMETER Three-State Leakage HCT TYPES High Level Input Low Level Input High Level Output CMOS Loads High Level Output TTL Loads Low Level Output CMOS Loads Low Level Output TTL Loads Input Leakage Quiescent Device Additional Quiescent Device Per Input Pin: 1 Unit Load (Note 4) Three-State Leakage SYMBOL I OZ V IL or ±0.5 - ±0.5 - ±10 µa V IH V IH to 5.5 V IL to 5.5 V OH V OL I I I CC I CC I OZ V V V IH or V V IL V V IH or V V IL to or V ±0.1 - ±1 - ±1 µa µa to µa V IL or ±0.5 - ±5 - ±10 µa V IH NOTE: 4. For dual-supply systems theoretical worst case (V I = 2.4V, = 5.5V) specification is 1.8mA. HCT Input Loading Table TEST CONDITIONS 25 o C -40 o C TO 85 o C -55 o C TO 125 o C V I (V) I O (ma) (V) MIN TYP MAX MIN MAX MIN MAX UNITS HCT240 HCT241 HCT244 INPUT UNIT LOADS na0-a OE 0.7 2OE 0.7 na0-a OE 0.7 2OE 1.5 na0-a OE 0.7 2OE 0.7 NOTE: Unit Load is I CC limit specified in DC Electrical Specifications table, e.g., 360µA max at 25 o C. 4
5 Switching Specifications C L = 50pF, Input t r, t f = 6ns PARAMETER SYMBOL TEST CONDI- TIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS HC TYPES Propagation Delay t PLH, t PHL C L = 50pF HC ns ns C L = 15pF ns C L = 50pF ns HC241 t PLH, t PHL C L = 50pF ns ns C L = 15pF ns C L = 50pF ns HC244 t PLH, t PHL C L = 50pF ns ns C L = 15pF ns C L = 50pF ns Output Enable and Disable Time t THL, t TLH C L = 50pF ns ns ns ns Output Transition Time t TLH, t THL C L = 50pF ns ns ns Input Capacitance C I C L = 50pF pf Three-State Output Capacitance C O C L = 50pF pf Power Dissipation Capacitance (Notes 5, 6) C PD C L = 15pF HC pf HC pf HC pf HCT TYPES Propagation Delay HCT240 HCT241 HCT244 t PHL, t PLH C L = 50pF ns C L = 15pF ns t PHL, t PLH C L = 50pF ns C L = 15pF ns t PHL, t PLH C L = 50pF ns C L = 15pF ns 5
6 Switching Specifications C L = 50pF, Input t r, t f = 6ns (Continued) PARAMETER SYMBOL TEST CONDI- TIONS (V) 25 o C -40 o C TO 85 o C -55 o C TO 125 o C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Output Enable and Disable Times t TLH, t THL C L = 50pF ns Output Transition Time t THL, t TLH C L = 50pF ns Input Capacitance C I C L = 50pF pf Power Dissipation Capacitance (Notes 5, 6)) C PD HCT pf HCT pf HCT pf NOTES: 5. C PD is used to determine the dynamic power consumption, per channel. 6. P D = V 2 CC f i (C PD + C L ) where f i = Input Frequency, f O = Output Frequency, C L = Output Load Capacitance, = Supply. Test Circuits and Waveforms t r = 6ns t f = 6ns t r = 6ns t f = 6ns INPUT INPUT 2.7V 1.3V 0.3V 3V t THL t TLH t THL t TLH INVERTING t PHL t PLH INVERTING t PHL t PLH 1.3V FIGURE 1. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC 6ns DISABLE 6ns t r DISABLE 6ns t f ns 3V tplz t PZL t PLZ t PZL LOW TO OFF LOW TO OFF 1.3V HIGH TO OFF t PHZ t PZH HIGH TO OFF t PHZ t PZH 1.3V S ENABLED S DISABLED S ENABLED S ENABLED S DISABLED S ENABLED FIGURE 3. HC THREE-STATE PROPAGATION DELAY WAVEFORM FIGURE 4. HCT THREE-STATE PROPAGATION DELAY WAVEFORM 6
7 Test Circuits and Waveforms (Continued) OTHER INPUTS TIED HIGH OR LOW DISABLE IC WITH THREE- STATE R L = 1kΩ C L 50pF FOR t PLZ AND t PZL FOR t PHZ AND t PZH NOTE: Open drain waveforms t PLZ and t PZL are the same as those for three-state shown on the left. The test circuit is Output R L =1kΩ to, C L = 50pF. FIGURE 5. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT 7
8 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated
CD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationCD54/74AC245, CD54/74ACT245
CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September 1998 - Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title
More informationCD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationCD54HC251, CD74HC251, CD54HCT251, CD74HCT251
Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167E November 1997 - Revised October 2004 CD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High-Speed CMOS Logic Octal
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationCD54HC139, CD74HC139, CD54HCT139, CD74HCT139
Data sheet acquired from Harris Semiconductor SCHS148D September 1997 - Revised October 2003 CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 High-Speed CMOS Logic Dual 2- to 4-Line Decoder/Demultiplexer [
More informationCD54/74HC4046A, CD54/74HCT4046A
CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationCD54HC283, CD74HC283, CD54HCT283, CD74HCT283
CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 [ /Title (CD74 HC283, CD74 HCT28 3) /Subject (High Speed CMOS Logic 4-Bit Binary Full Adder Data sheet acquired from Harris Semiconductor SCHS176D November
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationCD54HC280, CD74HC280, CD54HCT280, CD74HCT280
Data sheet acquired from Harris Semiconductor SCHS175D November 1997 - Revised October 2003 Features CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker
More informationCD74HC7046A, CD74HCT7046A
Data sheet acquired from Harris Semiconductor SCHS February 99 CD7HC706A, CD7HCT706A Phase-Locked Loop with VCO and Lock Detector [ /Title (CD7 HC70 6A, CD7 HCT70 6A) /Subject Phaseocked oop Features Center
More information74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs
74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs General Description The AC/ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationCD54HC10, CD74HC10, CD54HCT10, CD74HCT10
Data sheet acquired from Harris Semiconductor SCHS128C August 1997 - Revised September 2003 CD54HC10, CD74HC10, CD54HCT10, CD74HCT10 High-Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10,
More informationCD54HC14, CD74HC14, CD54HCT14, CD74HCT14
CD54HC14, CD74HC14, CD54HCT14, CD74HCT14 Data sheet acquired from Harris Semiconductor SCHS129F January 1998 - Revised May 2005 High-Speed CMOS Logic Hex Inverting Schmitt Trigger [ /Title (CD74H C14,
More informationCD54HC132, CD74HC132, CD54HCT132, CD74HCT132
Data sheet acquired from Harris Semiconductor SCHS145E August 1997 - Revised March 2004 CD54HC132, CD74HC132, CD54HCT132, CD74HCT132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger [ /Title (CD74
More informationCD54HC297, CD74HC297, CD74HCT297
C54HC297, C74HC297, C74HCT297 ata sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 High-Speed CMOS Logic igital Phase-Locked Loop [ /Title (C74 HC297, C74 HCT29 7) /Subject
More informationCD54/74HC297, CD74HCT297
C5/7HC297, C7HCT297 ata sheet acquired from Harris Semiconductor SCHS177A November 1997 - evised May 2000 High-Speed CMOS Logic igital Phase-Locked-Loop [ /Title (C7 HC297, C7 HCT29 7) /Subject Highpeed
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
More informationCD54HC75, CD74HC75, CD54HCT75, CD74HCT75
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75 Data sheet acquired from Harris Semiconductor SCHS135F March 1998 - Revised October 2003 Dual 2-Bit Bistable Transparent Latch [ /Title (CD74 HC75, CD74 HCT75 )
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationCD54HC147, CD74HC147, CD74HCT147
CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F September 1997 - Revised November 2003 High-Speed CMOS Logic 10- to 4-Line Priority Encoder [ /Title (CD74 HC147,
More informationMM74HC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationCD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520
CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520 Data sheet acquired from Harris Semiconductor SCHS216D November 1997 - Revised October 2003 High-Speed CMOS Logic Dual Synchronous Counters [ /Title (CD74
More informationIMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationCD74AC251, CD74ACT251
Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25
More informationCD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060
CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060 Data sheet acquired from Harris Semiconductor SCHS207G February 1998 - Revised October 2003 High-Speed CMOS Logic 14-Stage Binary Counter with Oscillator
More informationCD54HC109, CD74HC109, CD54HCT109, CD74HCT109
CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD54HC299, CD74HC299, CD54HCT299, CD74HCT299
CD54HC299, CD74HC299, CD54HCT299, CD74HCT299 Data sheet acquired from Harris Semiconductor SCHS178C January 1998 - Revised May 2003 High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State [ /Title
More informationCD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
CD5HC6A, CD7HC6A, CD5HCT6A, CD7HCT6A Data sheet acquired from Harris Semiconductor SCHSE February 99 - Revised May 3 High-Speed CMOS Logic Phase-Locked Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject
More informationCD54HC73, CD74HC73, CD74HCT73
CD54HC73, CD74HC73, CD74HCT73 Data sheet acquired from Harris Semiconductor SCHS134E February 1998 - Revised September 2003 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74
More informationCD54HC164, CD74HC164, CD54HCT164, CD74HCT164
Data sheet acquired from Harris Semiconductor SCHS155C October 1997 - Revised August 2003 CD54HC164, CD74HC164, CD54HCT164, CD74HCT164 High-Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register
More informationCD54HC40105, CD74HC40105, CD54HCT40105, CD74HCT40105
CD54HC40105, CD74HC40105, CD54HCT40105, CD74HCT40105 Data sheet acquired from Harris Semiconductor SCHS222C February 1998 - Revised October 2003 High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register [ /Title
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised October 2003 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State [ /Title
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More informationCD54HC74, CD74HC74, CD54HCT74, CD74HCT74
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74 Data sheet acquired from Harris Semiconductor SCHS124D January 1998 - Revised September 2003 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features
More informationSN75158 DUAL DIFFERENTIAL LINE DRIVER
SN78 Meets or Exceeds the Requirements of ANSI EIA/TIA--B and ITU Recommendation V. Single -V Supply Balanced-Line Operation TTL Compatible High Output Impedance in Power-Off Condition High-Current Active-Pullup
More information74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs
74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs General Description The ACQ241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented
More informationCD74HC4067, CD74HCT4067
CD74HC4067, CD74HCT4067 Data sheet acquired from Harris Semiconductor SCHS209C February 1998 - Revised July 2003 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7,
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More information74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs
Octal Buffer/Line Driver with 3-STATE Outputs General Description The AC/ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus-oriented tramitter/receiver
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationTC74HC240AP,TC74HC240AF,TC74HC240AFW TC74HC241AP,TC74HC241AF TC74HC244AP,TC74HC244AF,TC74HC244AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC240AP,TC74HC240AF,TC74HC240AFW TC74HC241AP,TC74HC241AF TC74HC244AP,TC74HC244AF,TC74HC244AFW Octal Bus Buffer TC74HC240AP/AF/AFW TC74HC241AP/AF
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationCD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075
CD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075 Data sheet acquired from Harris Semiconductor SCHS210G August 1997 - Revised June 2006 High-Speed CMOS Logic Triple 3-Input OR Gate [ /Title (CD74H C4075,
More informationSN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS
Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description
More information74ABT bit buffer/line driver, non-inverting (3-State)
INTEGRATED CIRCUITS 0-bit buffer/line driver, non-inverting (3-State) Supersedes data of 995 Sep 06 IC23 Data Handbook 998 Jan 6 FEATURES Ideal where high speed, light loading, or increased fan-in are
More information74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs
74ALVC162245 Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs General Description The ALVC162245 contains sixteen non-inverting
More informationDM74ALS245A Octal 3-STATE Bus Transceiver
DM74ALS245A Octal 3-STATE Bus Transceiver General Description This advanced low power Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceivers. These circuits are
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More informationCD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050
CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050 Data sheet acquired from Harris Semiconductor SCHS205I February 1998 - Revised February 2005 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
More informationCD54HC4015, CD74HC4015
CD54HC4015, CD74HC4015 Data sheet acquired from Harris Semiconductor SCHS198C November 1997 - Revised May 2003 High Speed CMOS Logic Dual 4-Stage Static Shift Register [ /Title (CD74 HC401 5) /Subject
More informationTC74HC540AP,TC74HC540AF,TC74HC540AFW TC74HC541AP,TC74HC541AF,TC74HC541AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC540,541AP/AF/AFW TC74HC540AP,TC74HC540AF,TC74HC540AFW TC74HC541AP,TC74HC541AF,TC74HC541AFW Octal Bus Buffer TC74HC540AP/AF/AFW TC74HC541AP/AF/AFW
More informationCD54HC166, CD74HC166, CD54HCT166, CD74HCT166
CD54HC166, CD74HC166, CD54HCT166, CD74HCT166 Data sheet acquired from Harris Semiconductor SCHS157C February 1998 - Revised October 2003 High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
More informationSP26LV431 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER JUNE 2011 REV. 1.1.1 GENERAL DESCRIPTION The SP26LV431 is a quad differential line driver that meets the specifications of the EIA standard RS-422
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised October 2003 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State [ /Title
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More informationSN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Inputs Are TTL-Voltage Compatible Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Optio Include Plastic Small-Outline
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More informationNTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register
NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register Description: The NTE74HC40105 is a high speed silicon gate CMOS device in a 16 Lead DIP type package that is compatible,
More information74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs
Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 13ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationDescription. Table 1. Device summary. Order code Temp. range Package Packing Marking
Hex bus buffer with 3-state outputs (non-inverting) Datasheet - production data Features SO16 TSSOP16 High-speed: t PD = 10 ns (typ.) at V CC = 6 V Low power dissipation: I CC = 4 μa (max.) at T A = 25
More information74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting
Rev. 4 1 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit inverting buffer/line driver with 3-state outputs. The device features two
More information74V1T126CTR SINGLE BUS BUFFER (3-STATE)
SINGLE BUS BUFFER (3-STATE) HIGH SPEED: t PD = 3.6ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN), V IL = 0.8V (MAX) POWER DOWN
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationCD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075
CD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075 Data sheet acquired from Harris Semiconductor SCHS210G August 1997 - Revised June 2006 High-Speed CMOS Logic Triple 3-Input OR Gate [ /Title (CD74H C4075,
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More information