The CMOS Inverter. Lecture 3a Static properties (VTC and noise margins)
|
|
- Lily Fox
- 5 years ago
- Views:
Transcription
1 The CMOS Inverter Lecture 3a Static properties (VTC and noise margins)
2 Why so much about inverters? The current that any CMOS logic gate can deliver or sink can be calculated from equivalent inverter! VDD pmos pull-up network I DSP Inputs Y nmos pull-down network I DSN VSS MCC092 IC Design - Lecture 3: The Inverter 2
3 Important CMOS Inverter knowledge First of all, of course the MOSFET schematic But you will capture the inverter schematic in lab 1 Don t forget to tie the body to VDD and GND! vdd! vdd! gnd! gnd! MCC092 IC Design - Lecture 3: The Inverter 3
4 The voltage characteristic (VTC) VTC shows vs in steady-state, i.e. quasi-static DC with d /dt=d /dt 0! NMOS works for positive gate and drain voltages PMOS works for negative gate and drain voltages However, the PMOS has its origo in (, ) when connected to VDD as in the inverter NMOS PMOS MCC092 IC Design - Lecture 3: The Inverter 4
5 The voltage characteristic (VTC) First Switching task: to occurs calculate in the the green switching region where voltage both VMOSFETs SW, i.e the are input saturated! voltage Hence, let that I DSN separates =I SDP a one and a zero : V sw k V V V N DD TP TN kp 1 k k N P kn k 2 2 P V V V V V 2 2 IN TN DD IN TP (, ) V TN V SW +V TP MCC092 IC Design - Lecture 3: The Inverter 5
6 VTC robustness It is good to have some feeling for what happens to the VTC for different k N /k P but how to interpret the V sw equation? V V V DD TP TN P N k k P N V sw k V V V N DD TP TN kp 1 k k N P Rewrite as V sw V TN V V V kn 1 k DD TP TN P MCC092 IC Design - Lecture 3: The Inverter 5
7 The voltage characteristic (VTC) What if we make n- channel MOSFET wider? What happens to VTC? V SW increases or decreases? Decreases, see slide 5! V V V DD TP TN V V V DD TP TN 1 k N k P 0 0 V TN V SW +V TP MCC092 IC Design - Lecture 3: The Inverter 7
8 The voltage characteristic (VTC) Which VTC is NAND and which VTC is NOR? NAND NOR 0 0 V TN V SW +V TP MCC092 IC Design - Lecture 3: The Inverter 8
9 The voltage characteristic (VTC) Find VTC equations for blue regions where only one MOSFET is saturated! k V V V V V V V V N 2 2 OUT IN TP IN TN DD IN TP kp Only n-channel MOSFET saturated V V V OUT IN TP Saturation conditions V V V OUT IN TN k V V V V V V V V 0 0 P V TN V SW 2 2 OUT IN TN IN TN DD IN TP kn p-channel MOSFET saturated +V TP MCC092 IC Design - Lecture 3: The Inverter 9
10 The voltage characteristic (VTC) How about current flow? No current flow in red regions! short-circuit current I SC flows in blue/green regions n-channel MOSFET saturated k I V V 2 N 2 P I V V V 2 SC IN TN k 2 SC DD IN TP 0 0 V TN V SW p-channel MOSFET saturated +V TP MCC092 IC Design - Lecture 3: The Inverter 10
11 Noise Margins NOISE MARGIN Even large variations in input signal... make only small variations in output signal Define noise margins NMH=V OH,min -V IH,min NML=V IL,max -V OL,max V OH,min Valid 1 V OL,max 0 0 V IL,max V IH,min Valid MCC092 IC Design - Lecture 3: The Inverter 11
12 Noise Margins: how to define valid output regions? Find points where slope A V = -1! Yields numbers for V OH,min (V OH,min, V IL,max ) and (V OL,max, V IH,min ) so that values for NMH and NMH can be calculated! Valid 1 V OL,max 0 0 V IL,max V IH,min Valid MCC092 IC Design - Lecture 3: The Inverter 12
13 Noise Margins an example Find points where slope A V = -1! 1.2 V Yields numbers for 1.06 V (V OH,min, V IL,max )=(1.06, 0.5) (V OL,max, V IH,min )=(0.12, 0.7) Hence NMH= = 0.36 V NML= = 0.38 V Valid V V 0.7 V 1.2 V Valid MCC092 IC Design - Lecture 3: The Inverter 13
14 Noise margins textbook illustration NOISE MARGIN MCC092 IC Design - Lecture 3: The Inverter 14
15 Butterfly diagram Find points where slope A V = -1! Valid 1 V OH,min Define noise margins NMH=V OH,min -V IH,min NML=V IL,max -V OL,max V IH,min NMH V IL,max NML V OL,max 0 0 V IL,max V IH,min Valid MCC092 IC Design - Lecture 3: The Inverter 15
16 Noise Margins skewed inverters NMH NML NML NMH MCC092 IC Design - Lecture 3: The Inverter 16
17 Matching MOSFET current characteristics Match the corresponding p-channel and n-channel MOSFET curves to each other! I DS Fig Graphical derivation of CMOS inverter DC characteristics MCC092 IC Design - Lecture 3: The Inverter 17
18 Matching MOSFET current characteristics Match the corresponding p-channel and n-channel MOSFET curves to each other! I DS I DS I DS I DS I DS Fig Graphical derivation of CMOS inverter DC characteristics MCC092 IC Design - Lecture 3: The Inverter 18
19 Summary CMOS inverter schematic Voltage transfer characteristics (VTC) How to calculate swiching voltage V SW Understand V SW dependence on k N /k P Understand switching current (I SC ) flow Noise margins NMH and NMH Butterfly diagram Match current curves MCC092 IC Design - Lecture 3: The Inverter 19
20 Butterfly diagram - example Calculate the noise margins from given values! 1.04 V Valid 1 NMH 0.72 V V IL,max NML V OL,max V 0.48 V V IH,min Valid MCC092 IC Design - Lecture 3: The Inverter 20
21 Not valid VIN Prelab task: To calculate the noise margins from given equations assuming V TN =0.29 V and V TP =-0.27 V, and assuming k N =k P! 1. k N =k P yields switching voltage =V sw =V TN +DV/2 2. Please note noise margin formulas given in prelab 1: V OH,min = -DV/8 V OL,max =DV/8 V IH,min =V SW -DV/8 V IL,max =V SW +DV/8 V OH,min V IH,min V sw Prelab 1 DV= -V TN +V TP = =0.64 V 0.29 V 0.27 V NMH Valid 1 3. All values needed for our calculations involves DV= -V TN +V TP V IL,max NML V OL,max 0 V IL,max V IH,min Valid MCC092 IC Design - Lecture 3: The Inverter 21
22 Lecture 3b The CMOS Inverter Dynamic properties
23 Definitions of rise and fall delays Delays are defined at the 50% level! fall delay t pdf rise delay t pdr MCC092 IC Design - Lecture 3: The Inverter 23
24 Definitions of rise and fall times Rise and fall times are defined between the 20% and 80% levels! Sometimes between 10% and 90% levels fall time t f rise time t r MCC092 IC Design - Lecture 3: The Inverter 24
25 Step-respons model 1. =LOW 2. =HIGH Square wave approximation ON OFF OFF ON C L V SS MCC092 IC Design - Lecture 3: The Inverter 25
26 Step-response model: rise delay 1. =LOW Equivalent circuit I DSAT,P Square wave approximation I DS,P I DSAT,P C L /2 pmos current flow Load capacitance is charged through p-mosfet t pdr D = /2 DQ I CL DV I DSAT, P DSAT, P OUT MCC092 IC Design - Lecture 3: The Inverter 26
27 Step-response model: fall delay 2. =HIGH Square wave approximation Equivalent circuit I DS,N I DSAT,N I DSAT,N C L /2 V SS nmos current flow Load capacitance is discharged through n-mosfet t pdr D = /2 DQ I CL DV I DSAT, N DSAT, N OUT MCC092 IC Design - Lecture 3: The Inverter 27
28 The Inverter an electrical model Replace MOSFETs with their equivalent electrical circuits! N I k V V V 2 2 DSP IN DD TP PMOS C GP I DSP C DP NMOS C GN I DSN C DN V SS V SS kn I V V 2 2 DSN IN TN Inverter input capacitance: CG=CGN+CGP; MOSFET gate capacitances add! Inverter parasitic output capacitance: CD=CDN+CDP. Drain caps also add! V SS MCC092 IC Design - Lecture 3: The Inverter 28
29 The Inverter an electrical model Since is either or V SS (GND) we can modify schematic accordingly k N k I I,max V V V 2 2 N 2 2 DSP DSP IN DD DD TP TP I DSP,max I DSP,max = 300 ua/um I DSP C G =C GN +C GP V SS V SS I DSN I DSN,max C D =C DN +C DP I DSN,max = 600 ua/um knk I I DSN,max V VTN V 22 N 2 2 DSN DD TN Inverter input capacitance: CG=CGN+CGP; MOSFET gate capacitances add! Inverter parasitic output capacitance: CD=CDN+CDP. Drain caps also add! V SS MCC092 IC Design - Lecture 3: The Inverter 29
30 Problem If I DSN,max is 600 ma/um in the 65 nm CMOS process from STMicroelectronics, what would be the effective kprime (k N =mc ox )? In this process = 1.2 V, V TN = 0.29 V, C ox = 20 ff/mm 2, and L eff = 60 nm. k I V V 2 2 N DSN,max DD TN Similarly, if I DSP,max is 300 ma/um in the 65 nm CMOS process from STMicroelectronics, what would be the effective kprime (k N =mc ox )? In this process = 1.2 V, V TN = V, C ox = 20 ff/mm 2, and L eff = 60 nm. k I V V 2 2 N DSP,max DD TP Answer: kn =87 ma/v 2, kn =42 ma/v MCC092 IC Design - Lecture 3: The Inverter 30
31 Ramp response Spice It simulations is obvious that show a ramp that approximation for about equal would input give and a output better model edge rates the ramp However, response this delay is too is complicated about 40% longer for simple than analytical the step response analysis delay! MCC092 IC Design - Lecture 3: The Inverter 31
32 Ramp response For a It balanced is obvious design that a with ramp approximately approximation equal would input give and a better output model edge rates However, this is too (i.e. complicated equal rise and for fall simple times) analytical analysis Spice simulations show that the ramp response delay is about 40% longer than the step response delay! Add 40% to step response delay and prefactor 0.5 becomes 0.7 C V /2 C V V t pd t pd CL I I I L DD L DD DD DSAT DSAT DSAT Defining the effective resistance during charge/discharge as our ramp response delay model becomes t pd =0.7R eff C L! R eff V I DD DSAT MCC092 IC Design - Lecture 3: The Inverter 32
33 Effective resistances: 60 nm MOSFETs R N,eff =2 kw. mm R P,eff =4 kw. mm I DS N-channel device I DSAT,max = I DS P-channel device 600 ma/mm I DSAT,max = 300 ma/mm R N,eff = /I DSAT,max R P,eff=/I DSAT,max =1.2 V V DS =1.2 V V DS MCC092 IC Design - Lecture 3: The Inverter 33
34 Electrical ramp response model Replace constant-current sources with effective resistances R P,eff = 4 kw. mm R P,eff C G R N,eff C D V SS V SS R N,eff = 2 kw. mm V SS MCC092 IC Design - Lecture 3: The Inverter 34
35 Ramp input output response MCC092 IC Design - Lecture 3: The Inverter 35
36 Ramp input output trace MCC092 IC Design - Lecture 3: The Inverter 36
37 Electrical ramp response model Complicated to keep track of different rise and fall delays! Replace with average effective resistance! R P,eff = 4 kw. mm R P,eff Redraw schematic! R ave C G R N,eff C D V SS V SS R N,eff = 2 kw. mm V SS R ave R R N, eff P, eff 3 kw 2 mm MCC092 IC Design - Lecture 3: The Inverter 37
38 Electrical ramp response model Even better to resize p-channel device, i.e. to make it wider, so that R P,eff =R N,eff VDD Task: Calculate C G and C D! 2W W=2 mm R ave VIN V VOUT OUT W W=1 mm C G C D VSS V SS V SS V SS R ave R R N, eff P, eff 2 kw 2 mm Answer: Assuming L=60 nm and Cox =20 ff/mm2 we obtain CGN =1.2 ff and C GP =2.4 ff. Hence C G =3.6 ff. Concerning C D we assume C D =pc G =3.6 ff with p= MCC092 IC Design - Lecture 3: The Inverter 38
39 Electrical ramp response model 2W RN, eff RP, eff Reff 2 kw mm CG 3.6 ff / mm 2 0.7R C 0.7 2kW mm 3.6 ff / mm 5ps eff G In an ideal inverter the time constant tao is really a constant, and that is independent of W R eff W C G C D V SS V SS V SS MCC092 IC Design - Lecture 3: The Inverter 39
40 Electrical ramp response model 2W RN, eff RP, eff Reff 2 kw mm CG 3.6 ff / mm 2 0.7R C 0.7 2kW mm 3.6 ff / mm 5ps eff G In an ideal inverter the time constant tao is really a constant, and that is independent of W R eff W C G C D V SS V SS V SS MCC092 IC Design - Lecture 3: The Inverter 40
41 Inverter pair delay R eff C G Left-hand inverter sees a capacitive load C G! MCC092 IC Design - Lecture 3: The Inverter 41
42 Inverter pair delay R eff C D C G Right-hand inverter sees a driver with internal source resistance R eff and a parasitic capacitance C D! MCC092 IC Design - Lecture 3: The Inverter 42
43 Inverter pair delay R eff RC-circuit with delay RCxln2=0.7RC C D C G The propagation delay becomes effective resistance times load cap! 0.7R C C 0.7R C p 1 5 ps 2 10 ps eff D G eff G MCC092 IC Design - Lecture 3: The Inverter 43
44 Inverter FO4 delay X1 C G X1 X1 R eff C G X1 C D C G X1 C G The FO4 propagation delay becomes Reff CD CG Reff CG p ps 5 25 ps MCC092 IC Design - Lecture 3: The Inverter 44
45 Inverter FO4 delay X1 X1 R eff X1 C D 4C G X1 The FO4 propagation delay becomes Reff CD CG Reff CG p ps 5 25 ps MCC092 IC Design - Lecture 3: The Inverter 45
46 Summary We defined rise and fall delays at the 50% level ( /2) We defined rise and fall times between 20% and 80% levels We calculated propagation delay in response to a square-wave input signal assuming MOSFETs being saturated during delay We improved the delay model by adding 40% assuming a ramp input signal and assuming equal input and output edge rates We heard a bell ring and replaced saturation current sources by effective resistances We made the p-channel MOSFET twice as wide to compensate for lower hole mobility (i.e. to compensate for k P =k N /2). Both MOSFETs now have the same effective resistance of 2 kw. mm However, p-channel device now has twice the input capacitance of the n-channel MOSFET We have obtained an electrical two-port model of the inverter for delay calculations we know what this model looks like seen from the input port, and seen from the output port Finally, we calculated the FO4 delay, and we found the R eff C G product being independent of the inverter size (as long as we keep same ratio between W P and W N ) MCC092 IC Design - Lecture 3: The Inverter 46
VOUT. A: n subthreshold region V SS V TN V IN V DD +V TP
Chapter 3: The CMOS verter This chapter is devoted to analyzg the static (DC) and dynamic (transient) behavior of the CMOS verter. The ma purpose of this analysis is to lay a theoretical ground for a dynamic
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationCPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI
More information5. CMOS Gates: DC and Transient Behavior
5. CMOS Gates: DC and Transient Behavior Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 18, 2017 ECE Department, University
More informationEEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families
EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits October 25, 25 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationSolution HW4 Dr. Parker EE477
Solution HW4 Dr. Parker EE477 Assume for the problems below that V dd = 1.8 v, V tp0 is -.7 v. and V tn0 is.7 V. V tpbodyeffect is -.9 v. and V tnbodyeffect is.9 V. Assume ß n (k n )= 219.4 W/L µ A(microamps)/V
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationLecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III
Lecture 3 Biasing and Loading Single Stage FET Amplifiers The Building Blocks of Analog Circuits III In this lecture you will learn: Current biasing of circuits Current sources and sinks for CS, CG, and
More informationLecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits
Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail:
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationDigital Microelectronic Circuits ( ) Pass Transistor Logic. Lecture 9: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 9: Pass Transistor Logic 1 Motivation In the previous lectures, we learned about Standard CMOS Digital Logic design. CMOS
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationWritten Examination on. Wednesday October 17, 2007,
Written Examination on Wednesday October 17, 2007, 08.00-12.00 The textbook and a calculator are allowed on the examination 1. The following logical function is given Q= AB( CD+ CE) + F a. Draw the schematic
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More informationCMOS Circuits CONCORDIA VLSI DESIGN LAB
CMOS Circuits 1 Combination and Sequential 2 Static Combinational Network CMOS Circuits Pull-up network-pmos Pull-down network-nmos Networks are complementary to each other When the circuit is dormant,
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationEXPERIMENT 4 CMOS Inverter and Logic Gates
İzmir University of Economics EEE 332 Digital Electronics Lab A. Background EXPERIMENT 4 CMOS Inverter and Logic Gates CMOS (Complementary MOS) technology uses tarnsistors together with transistors to
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationECEN3250 Lab 9 CMOS Logic Inverter
Lab 9 CMOS Logic Inverter ECE Department University of Colorado, Boulder 1 Prelab Read Section 4.10 (4th edition Section 5.8), and the Lab procedure Do and turn in Exercise 4.41 (page 342) Do PSpice (.dc)
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationEE 40. Midterm 3. November 14, 2002
Lab TA: Dan Bart Nir Konrad Yu Ching EE 40 Midterm 3 November 14, 2002 PLEASE WRITE YOUR NAME ON EACH ATTACHED PAGE PLEASE SHOW YOUR WORK TO RECEIVE PARTIAL CREDIT Problem 1: 10 Points Possible Problem
More informationECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh
ECE 471/571 The CMOS Inverter Lecture-6 Gurjeet Singh NMOS-to-PMOS ratio,pmos are made β times larger than NMOS Sizing Inverters for Performance Conclusions: Intrinsic delay tp0 is independent of sizing
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Ratioed Logic Introduction Digital IC EE141 2 Ratioed Logic design Basic concept Resistive load Depletion
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationLecture 12 - Digital Circuits (I) The inverter. October 20, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter
More informationEE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017
EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationMicroelectronics Circuit Analysis and Design
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation
More informationI. Digital Integrated Circuits - Logic Concepts
I. Digital Integrated Circuits - Logic Concepts. Logic Fundamentals: binary mathematics: only operate on and (oolean algebra) simplest function -- inversion = symbol for the inverter INPUT OUTPUT EECS
More informationElectronics Basic CMOS digital circuits
Electronics Basic CMOS digital circuits Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED October 21, 2014 1 / 30 Introduction The topics covered today: The inverter: the simplest
More informationPart II: The MOS Transistor Technology. J. SÉE 2004/2005
Part II: The MOS Transistor Technology J. SÉE johann.see@ief.u-psud.fr 2004/2005 Lecture plan Towards the nanotechnologies... data storage The data processing through the ages MOS transistor in logic-gates
More information3.CMOS Inverter-homework
3.CMOS Inverter-homework 1. for a CMOS inverter, when the pmos and nmos are long-channel devices,or when the supply voltage is low, velocity does not occur, under these circumstances,vm(vin=vout)=? 2.
More informationDigital circuits. Bởi: Sy Hien Dinh
Digital circuits Bởi: Sy Hien Dinh This module presents the basic concepts of MOSFET digital logic circuits. We will examine NMOS logic circuits, which contain only n-channel transistors, and complementary
More informationImproved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?
Improved Inverter: Current-Source Pull-Up MOS Inverter with Current-Source Pull-Up What else could be connected between the drain and? Replace resistor with current source I SUP roc i D v IN v OUT Find
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationField Effect Transistors (FET s) University of Connecticut 136
Field Effect Transistors (FET s) University of Connecticut 136 Field Effect Transistors (FET s) FET s are classified three ways: by conduction type n-channel - conduction by electrons p-channel - conduction
More informationPractice Homework Problems for Module 1
Practice Homework Problems for Module 1 1. Unsigned base conversions (LO 1-1). (a) (2C9E) 16 to base 2 (b) (1101001) 2 to base 10 (c) (1101001) 2 to base 16 (d) (8576) 10 to base 16 (e) (A27F) 16 to base
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC)
ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC) The plot below shows how the inverter's threshold voltage changes with the relative
More informationToday's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic
Bi Today's Goals Finish MOS transistor Finish Start Bi MOS Capacitor Equations Threshold voltage Gate capacitance V T = ms Q i C i Q II C i Q d C i 2 F n-channel - - p-channel ± ± + + - - Contributions
More informationMOS Inverters Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MOS Inverters Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Email: Lynn.Fuller@rit.edu
More informationLecture 26 - Design Problems & Wrap-Up. May 15, 2003
6.012 Microelectronic Devices and Circuits - Spring 2003 Lecture 26-1 Lecture 26 - Design Problems & 6.012 Wrap-Up May 15, 2003 Contents: 1. Design process 2. Design project pitfalls 3. Lessons learned
More informationCMOS Transistor and Circuits. Jan 2015 CMOS Transistor 1
CMOS Transistor and Circuits Jan 2015 CMOS Transistor 1 Latchup in CMOS Circuits Jan 2015 CMOS Transistor 2 Parasitic bipolar transistors are formed by substrate and source / drain devices Latchup occurs
More informationMicroelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013
Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor In this chapter, we will: Study and understand the operation and characteristics of the various types
More informationDigital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.
Digital Electronics Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region Positive Logic Logic 1 Negative Logic Logic 0 Voltage Transition Region Transition
More informationEECE 2413 Electronics Laboratory
EECE 2413 Electronics Laboratory Lab #5: MOSFETs and CMOS Goals This lab will introduce you to MOSFETs (metal-oxide-semiconductor field effect transistors). You will build a MOSFET inverter and determine
More informationGeneral Structure of MOS Inverter
General Structure of MOS Inverter Load V i Drive Department of Microelectronics and omputer Science, TUL Digital MOS ircuits Families Digital MOS ircuits PMOS NMOS MOS BiMOS Depletion mode load Enhancement
More informationDigital Microelectronic Circuits ( ) Terminology and Design Metrics. Lecture 2: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 2: Terminology and Design Metrics 1 Last Week Introduction» Moore s Law» History of Computers Circuit analysis review» Thevenin,
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Constraints in Logic Circuit Design (Lecture #14) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 9 MOS Logic and Gate Circuits B B Y Wired OR dib brishamifar EE Department IUST Contents Introduction NMOS Logic Resistive Load Saturated Enhancement Load Linear
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationd. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.
EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain
More informationPSPICE tutorial: MOSFETs
PSPICE tutorial: MOSFETs In this tutorial, we will examine MOSFETs using a simple DC circuit and a CMOS inverter with DC sweep analysis. This tutorial is written with the assumption that you know how to
More information8. Combinational MOS Logic Circuits
8. Combinational MOS Introduction Combinational logic circuits, or gates, witch perform Boolean operations on multiple input variables and determine the output as Boolean functions of the inputs, are the
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS inverters http://www.eet.bme.hu/~poppe/miel/en/13-mosfet2.pptx http://www.eet.bme.hu Overview of MSOFET types 13-11-2014 Microelectronics BSc course, MOS inverters András
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)
Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationCMOS VLSI Design M.Tech. First semester VTU
CMOS VLSI Design M.Tech. First semester VTU Introduction The present chapter first develops the fundamental physical characteristics of the MOS transistor, in which the electrical currents and voltages
More informationDesigning Information Devices and Systems II Fall 2017 Note 1
EECS 16B Designing Information Devices and Systems II Fall 2017 Note 1 1 Digital Information Processing Electrical circuits manipulate voltages (V ) and currents (I) in order to: 1. Process information
More informationLecture # 16 Logic with a State Dependent Device. Logic Gates How are they built in practice?
EECS 42 Introduction to Digital Electronics Andrew R. Neureuther These viewgraphs will be handed out in class 1/21/ Lecture # 16 Logic with a State Dependent Device S&O pp. 9-9, 4-6 (read for graphs and
More informationDigital CMOS Logic Circuits
Digital CMOS Logic Circuits In summary, this chapter provides a reasonably comprehensive and in-depth of CMOS digital integrated-circuit design, perhaps the most significant area (at least in terms of
More informationC H A P T E R 5. Amplifier Design
C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More informationOutput Waveform Evaluation of Basic Pass Transistor Structure*
Output Waveform Evaluation of Basic Pass Transistor Structure* S. Nikolaidis, H. Pournara, and A. Chatzigeorgiou Department of Physics, Aristotle University of Thessaloniki Department of Applied Informatics,
More informationFinal for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas
Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas NAME: Show your work to get credit. Open book and closed notes. Unless otherwise
More informationLab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate
Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate EECS 170LB, Wed. 5:00 PM TA: Elsharkasy, Wael Ryan Morrison Buu Truong Jonathan Lam 03/05/14 Introduction The purpose of this lab is
More informationECE315 / ECE515 Lecture 8 Date:
ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationDO NOT COPY DO NOT COPY DO NOT COPY
Section 3.8 CMOS Logic Families 133 We ll have more to say about CMOS/TTL interfacing in Section 3.12. For now, it is useful simply to note that HC and HCT are essentially identical in their output specifications;
More informationDigital Systems. CMOS Logic Structures. Sorin Hintea Departamentul de Bazele Electronicii
Digital Systems CMOS Logic Structures Sorin Hintea Departamentul de Bazele Electronicii Outline CMOS logic structures CMOS technology CMOS inverter: structure, behavior, electrical parameters Noise margin;
More informationDigital Integrated Circuits - Logic Families (Part II)
Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication
More informationLecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 22, 2001
6.12 - Microelectronic Devices and Circuits - Spring 21 Lecture 13-1 Lecture 13 - Digital Circuits (II) MOS Inverter Circuits March 22, 21 Contents: 1. NMOS inverter with resistor pull-up (cont.) 2. NMOS
More informationPower dissipation in CMOS
DC Current in For V IN < V TN, N O is cut off and I DD = 0. For V TN < V IN < V DD /2, N O is saturated. For V DD /2 < V IN < V DD +V TP, P O is saturated. For V IN > V DD + V TP, P O is cut off and I
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:
More informationECE 598 JS Lecture 13 Power Distribution
ECE 598 JS Lecture 13 Power Distribution Spring 2012 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More information