ECEN3250 Lab 9 CMOS Logic Inverter

Size: px
Start display at page:

Download "ECEN3250 Lab 9 CMOS Logic Inverter"

Transcription

1 Lab 9 CMOS Logic Inverter ECE Department University of Colorado, Boulder 1

2 Prelab Read Section 4.10 (4th edition Section 5.8), and the Lab procedure Do and turn in Exercise 4.41 (page 342) Do PSpice (.dc) simulation to generate the voltage transfer characteristic of the inverter constructed using CD4007 transistors, as requested in Part 1 of the Lab procedure (page 5 of the Lab procedure). Make sure that you use the correct MOS device parameters (the parameters you found in Lab 7 for CD4007 devices). Turn in a plot of the voltage transfer characteristic obtained by simulation, and find VOL, VOH, VIL, VIH, and the noise margins NMH and NML for the CMOS logic inverter. Refer to the textbook Figure 4.56 (4th edition Figure 5.58). 2

3 Introduction Objectives: v OUT v OUT t PHL t PLH v OUT /2 /2 Test the voltage transfer characteristic of a CMOS inverter (CD4007) Evaluate the gate propagation delays and the power consumption as functions of the supply voltage and the clock frequency f c CMOS inverter circuit, symbol, and definition of propagation delays 3

4 CD4007 CMOS integrated circuit By shorting pins (8,13), and (1,5), CD4007 can be used to build three CMOS logic inverters as shown here: Power supply for the IC: Pin 14 should be connected to VDD Pin 7 should be connected to ground Do not forget to include power supply decoupling capacitors PSpice models (from 3250.lib library): * * N4007 (NMOS on CD4007 CMOS integrated circuit) *.model N4007 NMOS (Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 + Xj=0 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p N=1) * * P4007 (PMOS on CD4007 CMOS integrated circuit) *.model P4007 PMOS (Kp=500u Vto=-1.5 Lambda=0.04 Gamma=0.6 + Xj=0 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=4.0p Cbs=4.0p Pb=.8 Cgso=0.2p Cgdo=0.2p Is=16.64p N=1) * * For PSpice simulations, do not forget to download the library file 3250.lib to your working folder. You should update the device parameters based on your Lab 7 results. 4

5 1. Voltage Transfer Characteristic (VTC) 1. Use the bench variable DC source to measure the voltage transfer characteristic of a CD4007 inverter at VDD=5V: V OUT as a function of V IN. 2. Report the experiment (include the circuit schematic and a plot of the measured characteristic. From the experimental VTC, find VOL, VOH, VIL, VIH, and the noise margins NMH and NML. Refer to text Figure 4.56 (4 th edition Figure 5.58). Compare the experimental results for the noise margins NMH and NML to the analytical results given in Section 4.10 (4 th edition section 5.8), and to the PSpice simulation results you obtained in the prelab assignment. Make sure that you use the correct device parameters (the parameters you found in Lab 7). Comment on the results. 5

6 2. Dynamic operation test circuit Variable DC voltage source R s 1 KΩ I DD + 10 μf 1 KΩ + V R s I DD pin 14 V 10 μf 0.1 μf place the decoupling capacitors close to the chip CD v OUT1 v OUT2 pulsating 0-to-5 V signal from the lab function generator pin 7 3 C load 100 pf ZVN2106 Notes: The propagation delays for the inverters 2 and 3 can be found using two oscilloscope voltage probes. Note that the inverter 3 has a capacitive load (100pF). Propagation delays for this inverter will be longer than for the inverter 2. The power consumption P of the three CMOS inverters on the CD4007 chip can be found as P = *I DD. Note that I DD can be obtained by measuring the voltage drop across R s 6

7 2. Delay and Power Experiments 1. Measure the propagation delays t PHL (high-to-low) and t PLH (low-to-high) for the inverters 2 and 3 as functions of the supply voltage. In this experiment, use the clock frequency f c of 100 KHz and change the supply voltage from 3V to 10V. 2. Measure the CD4007 power consumption P as a function of the clock frequency f c and the supply voltage. Use = 3 V, 5V, and 10V, and for each sweep f c from 1 KHz to a maximum frequency f cmax such that the output v OUT2 can reach nominal high and low logic levels ( and 0). Because of the voltage drop across R s, which is used to measure I DD, you may need to readjust the lab variable DC voltage source to maintain the desired supply voltage for the CD4007 chip. 3. Report details of the experiment. Include: 1. the circuit schematic 2. a plot of the measured waveforms (t), 1 (t), v OUT1 (t)=2 (t), v OUT2 (t) for one selected operating point (, f c ). 3. Excel plots showing the results of the experiment 1 (propagation delays). Comment on the results. Why are the delays of the two inverters different? Why do delays increase when the supply voltage is reduced? 4. Excel plots showing the results of the experiment 2 (power consumption). Try to fit the measured power data into the expression: P = C const 2 f c Based on the measurement data, what is C const? 5. If the load capacitor C load is removed, how does the power consumption P change? Why? To answer these questions, you do not need to repeat the entire experiment 2, just select a few (, f c ) points to measure what happens to the power consumption P without C load. 6. What is the purpose of the 1K-loaded ZVN2106 MOSFET in the test circuit on page 6? 7

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors Lab 6 Design of Current Sources Using MOS Transistors with Extra-Credit Problem Design of a Saw-Tooth Waveform Generator ECE Department University of Colorado, Boulder 1 Prelab Assignment Current sources

More information

Fundamentos de Electrónica Lab Guide

Fundamentos de Electrónica Lab Guide Fundamentos de Electrónica Lab Guide Field Effect Transistor MOS-FET IST-2016/2017 2 nd Semester I-Introduction These are the objectives: a. n-type MOSFET characterization from the I(U) characteristics.

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

Digital Electronic Circuits

Digital Electronic Circuits ECE 25 VI Diode Circuits Lab VI Digital Electronic Circuits In this lab we will look at two different kinds of inverters: nmos versus CMOS. VI.1 PreLab 1) Power consideration of inverters: a. Using PSICE,

More information

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation

More information

MOSFET Amplifier Design

MOSFET Amplifier Design MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,

More information

ELEC 2210 EXPERIMENT 12 NMOS Logic

ELEC 2210 EXPERIMENT 12 NMOS Logic ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test

More information

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate EECS 170LB, Wed. 5:00 PM TA: Elsharkasy, Wael Ryan Morrison Buu Truong Jonathan Lam 03/05/14 Introduction The purpose of this lab is

More information

TTL LOGIC and RING OSCILLATOR TTL

TTL LOGIC and RING OSCILLATOR TTL ECE 2274 TTL LOGIC and RING OSCILLATOR TTL We will examine two digital logic inverters. The first will have a passive resistor pull-up output stage. The second will have an active transistor and current

More information

EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS

EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS I. Introduction I.I Objectives In this experiment, you will analyze and compare the voltage transfer characteristics (VTC) and the dynamic response of the

More information

Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas

Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas NAME: Show your work to get credit. Open book and closed notes. Unless otherwise

More information

In this experiment you will study the characteristics of a CMOS NAND gate.

In this experiment you will study the characteristics of a CMOS NAND gate. Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this

More information

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

Note that none of the above MAY be a VALID ANSWER.

Note that none of the above MAY be a VALID ANSWER. ECE 270 Learning Outcome 1-1 - Practice Exam / Solution LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question.

More information

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter ECE2274 Pre-Lab for MOFET logic LTspice NAN ate, NOR ate, and CMO Inverter 1. NMO NAN ate Use Vdd = 9.. For the NMO NAN gate shown below gate, using the 2N7000 MOFET LTspice model such that Vto = 2.0.

More information

Written Examination on. Wednesday October 17, 2007,

Written Examination on. Wednesday October 17, 2007, Written Examination on Wednesday October 17, 2007, 08.00-12.00 The textbook and a calculator are allowed on the examination 1. The following logical function is given Q= AB( CD+ CE) + F a. Draw the schematic

More information

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES EXPERIMENT 1 FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES REFERENCES Analysis and Design of Digital Integrated Circuits, Hodges and Jackson, pages 6-7 Experiments in Microprocessors

More information

Bring your textbook to lab.

Bring your textbook to lab. Bring your textbook to lab. Electrical & Computer Engineering Department ECE 2100 Experiment No. 11 Introduction to MOSFET Transistors A. Stolp, 4/3/01 rev,4/6/03 Minimum required points = 46 Recommend

More information

Step Response of RC Circuits

Step Response of RC Circuits EE 233 Laboratory-1 Step Response of RC Circuits 1 Objectives Measure the internal resistance of a signal source (eg an arbitrary waveform generator) Measure the output waveform of simple RC circuits excited

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Lab 6: MOSFET AMPLIFIER

Lab 6: MOSFET AMPLIFIER Lab 6: MOSFET AMPLIFIER NOTE: This is a "take home" lab. You are expected to do the lab on your own time (still working with your lab partner) and then submit your lab reports. Lab instructors will be

More information

ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC)

ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC) ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC) The plot below shows how the inverter's threshold voltage changes with the relative

More information

Spring Microelectronic Devices and Circuits Prof.J.A.delAlamo. Design Project - April 20, Driver for Long Interconnect and Output Pad

Spring Microelectronic Devices and Circuits Prof.J.A.delAlamo. Design Project - April 20, Driver for Long Interconnect and Output Pad Spring 2001 6.012 Microelectronic Devices and Circuits Prof.J.A.delAlamo Design Project - April 20, 2001 Driver for Long Interconnect and Output Pad Due: May 9, 2001 at recitation (late project reports

More information

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment

More information

3.CMOS Inverter-homework

3.CMOS Inverter-homework 3.CMOS Inverter-homework 1. for a CMOS inverter, when the pmos and nmos are long-channel devices,or when the supply voltage is low, velocity does not occur, under these circumstances,vm(vin=vout)=? 2.

More information

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

The CMOS Inverter. Lecture 3a Static properties (VTC and noise margins)

The CMOS Inverter. Lecture 3a Static properties (VTC and noise margins) The CMOS Inverter Lecture 3a Static properties (VTC and noise margins) Why so much about inverters? The current that any CMOS logic gate can deliver or sink can be calculated from equivalent inverter!

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

EECE 2413 Electronics Laboratory

EECE 2413 Electronics Laboratory EECE 2413 Electronics Laboratory Lab #5: MOSFETs and CMOS Goals This lab will introduce you to MOSFETs (metal-oxide-semiconductor field effect transistors). You will build a MOSFET inverter and determine

More information

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section Objective To analyze and design single-stage common source amplifiers.

More information

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture

More information

1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)

1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,

More information

E85: Digital Design and Computer Architecture

E85: Digital Design and Computer Architecture E85: Digital Design and Computer Architecture Lab 1: Electrical Characteristics of Logic Gates Objective The purpose of this lab is to become comfortable with logic gates as physical objects, to interpret

More information

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams

More information

A COMPARATIVE ANALYSIS OF 180 NM PROCESS CMOS INVERTER

A COMPARATIVE ANALYSIS OF 180 NM PROCESS CMOS INVERTER A COMPARATIVE ANALYSIS OF 180 NM PROCESS CMOS INVERTER Amresh Kumar Lenka Department of Electronics and Communication Engineering Centre for Advance Post Graduate Studies, Rourkela Ananya Dastidar Biju

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

Lab 8: SWITCHED CAPACITOR CIRCUITS

Lab 8: SWITCHED CAPACITOR CIRCUITS ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure

More information

ECE 310L : LAB 9. Fall 2012 (Hay)

ECE 310L : LAB 9. Fall 2012 (Hay) ECE 310L : LAB 9 PRELAB ASSIGNMENT: Read the lab assignment in its entirety. 1. For the circuit shown in Figure 3, compute a value for R1 that will result in a 1N5230B zener diode current of approximately

More information

ECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh

ECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh ECE 471/571 The CMOS Inverter Lecture-6 Gurjeet Singh NMOS-to-PMOS ratio,pmos are made β times larger than NMOS Sizing Inverters for Performance Conclusions: Intrinsic delay tp0 is independent of sizing

More information

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of

More information

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers

More information

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.

More information

Chapter 2 Combinational Circuits

Chapter 2 Combinational Circuits Chapter 2 Combinational Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 23, 26 Why CMOS? Most logic design today is done on CMOS circuits

More information

Common-Source Amplifiers

Common-Source Amplifiers Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

More information

PSPICE tutorial: MOSFETs

PSPICE tutorial: MOSFETs PSPICE tutorial: MOSFETs In this tutorial, we will examine MOSFETs using a simple DC circuit and a CMOS inverter with DC sweep analysis. This tutorial is written with the assumption that you know how to

More information

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total) Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =

More information

Lab 2: Basic Boolean Circuits. Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13

Lab 2: Basic Boolean Circuits. Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13 Lab 2: Basic Boolean Circuits Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/31/13 Introduction The main goal of this lab was to become familiarized with the methods

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE P a g e 80 Available online at http://arjournal.org APPLIED RESEARCH JOURNAL RESEARCH ARTICLE ISSN: 2423-4796 Applied Research Journal Vol. 3, Issue, 2, pp.80-86, February, 2017 COMPARATIVE STUDY ON SINGLE

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2) 1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic

More information

UNISONIC TECHNOLOGIES CO., LTD CD4069

UNISONIC TECHNOLOGIES CO., LTD CD4069 UNISONIC TECHNOLOGIES CO., LTD CD4069 INVERTER CIRCUITS DESCRIPTION The UTC CD4069 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating

More information

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter

More information

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.

More information

MOS Inverters Dr. Lynn Fuller Webpage:

MOS Inverters Dr. Lynn Fuller Webpage: ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MOS Inverters Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Email: Lynn.Fuller@rit.edu

More information

LAB #3: DIGITAL AND ANALOG CMOS APPLICATIONS Updated Dec.23, 2002.

LAB #3: DIGITAL AND ANALOG CMOS APPLICATIONS Updated Dec.23, 2002. SFSU - ENGR 453 DIGITAL IC DESIGN LAB LAB #3: DIGITAL AND ANALOG CMOS APPLICATIONS Updated Dec.23, 2002. Objective: To investigate a variety of CMOS applications, both digital and analog. To compare Pspice

More information

Lab 5: MOSFET I-V Characteristics

Lab 5: MOSFET I-V Characteristics 1. Learning Outcomes Lab 5: MOSFET I-V Characteristics In this lab, students will determine the MOSFET I-V characteristics of both a P-Channel MOSFET and an N- Channel MOSFET. Also examined is the effect

More information

ECE4902 C Lab 7

ECE4902 C Lab 7 ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology

More information

Current Mirror and Differential Amplifier

Current Mirror and Differential Amplifier Theoretical Analysis: and In this Lab we will implement a simple nmos current mirror and then use it instead of an ideal current source in order to supply our with the required current. MOSfets (Metal

More information

EXPERIMENT 4 CMOS Inverter and Logic Gates

EXPERIMENT 4 CMOS Inverter and Logic Gates İzmir University of Economics EEE 332 Digital Electronics Lab A. Background EXPERIMENT 4 CMOS Inverter and Logic Gates CMOS (Complementary MOS) technology uses tarnsistors together with transistors to

More information

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input

More information

Lab 3: Circuit Simulation with PSPICE

Lab 3: Circuit Simulation with PSPICE Page 1 of 11 Laboratory Goals Introduce text-based PSPICE as a design tool Create transistor circuits using PSPICE Simulate output response for the designed circuits Introduce the Curve Tracer functionality.

More information

EE4902 C Lab 7

EE4902 C Lab 7 EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important

More information

1 IC Logic Families and Characteristics

1 IC Logic Families and Characteristics 2141 Electronics and Instrumentation IC1 1 IC Logic Families and Characteristics 1.1 Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece

More information

Project #3 for Electronic Circuit II

Project #3 for Electronic Circuit II Project #3 for Electronic Circuit II Prof. Woo-Young Choi TA: Tongsung Kim, Minkyu Kim June 1, 2015 - Deadline : 6:00 pm on June 22, 2015. Penalties for late hand-in. - Team Students are expected to form

More information

Experiment 2 Introduction to PSpice

Experiment 2 Introduction to PSpice Experiment 2 Introduction to PSpice W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2004 1.0 Objective One of the CAD tools you will be using as a circuit designer is SPICE, a Berkeleydeveloped industry-standard

More information

CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look

CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI

More information

CMOS voltage controlled floating resistor

CMOS voltage controlled floating resistor INT. J. ELECTRONICS, 1996, VOL. 81, NO. 5, 571± 576 CMOS voltage controlled floating resistor HASSAN O. ELWAN², SOLIMAN A. MAHMOUD² AHMED M. SOLIMAN² and A new CMOS floating linear resistor circuit with

More information

Solution HW4 Dr. Parker EE477

Solution HW4 Dr. Parker EE477 Solution HW4 Dr. Parker EE477 Assume for the problems below that V dd = 1.8 v, V tp0 is -.7 v. and V tn0 is.7 V. V tpbodyeffect is -.9 v. and V tnbodyeffect is.9 V. Assume ß n (k n )= 219.4 W/L µ A(microamps)/V

More information

Submission date: Wednesday 21/3/2018

Submission date: Wednesday 21/3/2018 Faculty of Information Engineering & Technology Electrical & Electronics Department Course: Microelectronics Lab ELCT605 Spring 2018 Dr. Eman Azab Eng. Samar Shukry Analog Report 1, 2 DC, TRANSIENT, AND

More information

ICS Glitch-Free Clock Multiplexer

ICS Glitch-Free Clock Multiplexer Description The ICS580-01 is a clock multiplexer (mux) designed to switch between 2 clock sources with no glitches or short pulses. The operation of the mux is controlled by an input pin but the part can

More information

German- Jordanian University

German- Jordanian University German- Jordanian University School of Electrical Engineering and Information Technology Digital Electronics Laboratory ECE 5420 Updated version of Dr. Mansour Abbadi manual Prepared by Eng. Samira Khraiwesh

More information

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University

More information

Lecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits

Lecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail:

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3

More information

Lab Experiments. Boost converter (Experiment 2) Control circuit (Experiment 1) Power diode. + V g. C Power MOSFET. Load.

Lab Experiments. Boost converter (Experiment 2) Control circuit (Experiment 1) Power diode. + V g. C Power MOSFET. Load. Lab Experiments L Power diode V g C Power MOSFET Load Boost converter (Experiment 2) V ref PWM chip UC3525A Gate driver TSC427 Control circuit (Experiment 1) Adjust duty cycle D The UC3525 PWM Control

More information

Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS

Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the

More information

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER Issued 10/27/2008 Report due in Lecture 11/10/2008 Introduction In this lab you will characterize a 2N3904 NPN

More information

Lecture 11 Digital Circuits (I) THE INVERTER

Lecture 11 Digital Circuits (I) THE INVERTER Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12

More information

(b) [3 pts] Redraw the circuit with all currents supplies replaced by symbols.

(b) [3 pts] Redraw the circuit with all currents supplies replaced by symbols. EECS 105 Spring 1998 Final 1. CMOS Transconductance Amplifier [35 pt] (a) [3 pts] Find the numerical value of R REF. (b) [3 pts] Redraw the circuit with all currents supplies replaced by symbols. 1 (c)

More information

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load ECE4902 C2012 - Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load PURPOSE: The primary purpose of this lab is to measure the

More information

Lecture 12 - Digital Circuits (I) The inverter. October 20, 2005

Lecture 12 - Digital Circuits (I) The inverter. October 20, 2005 6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter

More information

NTE4055B and NTE4056B Integrated Circuit CMOS, BCD to 7 Segment Decoder/Drivers

NTE4055B and NTE4056B Integrated Circuit CMOS, BCD to 7 Segment Decoder/Drivers NTE4055B and NTE4056B Integrated Circuit CMOS, BCD to 7 Segment Decoder/Drivers Description: The NTE4055B ( Display Frequency Output) and NTE4056B (Strobed Latch Function) are single digit BCD to 7 segment

More information

Physics 120 Lab 6 (2018) - Field Effect Transistors: Ohmic Region

Physics 120 Lab 6 (2018) - Field Effect Transistors: Ohmic Region Physics 120 Lab 6 (2018) - Field Effect Transistors: Ohmic Region The field effect transistor (FET) is a three-terminal device can be used in two extreme ways as an active element in a circuit. One is

More information

University of Toronto Faculty of Applied Science and Engineering. Digital Electronics. Winter Final Exam. Instructor: R.

University of Toronto Faculty of Applied Science and Engineering. Digital Electronics. Winter Final Exam. Instructor: R. University of Toronto Faculty of Applied Science and Engineering ECE 334 - Digital Electronics Winter 2017 Final Exam Instructor: R. Genov Duration: 150 minutes Closed book; A hand-written 8.5"xl1"one-page

More information

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers

More information

Place answers on the supplied BUBBLE SHEET only nothing written here will be graded.

Place answers on the supplied BUBBLE SHEET only nothing written here will be graded. ECE 270 Learning Outcome 1-1 - Practice Exam B OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question. Note that none

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

ECE 2274 Pre-Lab for Experiment # 4 Diode Basics and a Rectifier Completed Prior to Coming to Lab

ECE 2274 Pre-Lab for Experiment # 4 Diode Basics and a Rectifier Completed Prior to Coming to Lab Part I I-V Characteristic Curve ECE 2274 Pre-Lab for Experiment # 4 Diode Basics and a Rectifier Completed Prior to Coming to Lab 1. Construct the circuit shown in figure 4-1. Using a DC Sweep, simulate

More information

ECE 3160 DIGITAL SYSTEMS LABORATORY

ECE 3160 DIGITAL SYSTEMS LABORATORY ECE 3160 DIGITAL SYSTEMS LABORATORY Experiment 2 Voltage and Current Characteristics of HC Device Electronics Reference: Wakerly chapter 3. Objectives: 1. To measure certain performance and voltage/current

More information

BLOCK DIAGRAM. Functionality Table 1 details the differences between the parts to assist designers in selecting the optimal part for their design.

BLOCK DIAGRAM. Functionality Table 1 details the differences between the parts to assist designers in selecting the optimal part for their design. FEATURES LVPECL Outputs Optimized for Very Low Phase Noise (-165dBc/Hz) Up to 800MHz Bandwidth Selectable 1, 2 Output Selectable Enable Logic 3.0V to 3.6V Operation RoHS Compliant Pb Free Packages BLOCK

More information

Physics 364, Fall 2014, Lab #19 (Digital Logic Introduction) Wednesday, November 5 (section 401); Thursday, November 6 (section 402)

Physics 364, Fall 2014, Lab #19 (Digital Logic Introduction) Wednesday, November 5 (section 401); Thursday, November 6 (section 402) Physics 364, Fall 2014, Lab #19 Name: (Digital Logic Introduction) Wednesday, November 5 (section 401); Thursday, November 6 (section 402) Course materials and schedule are at positron.hep.upenn.edu/p364

More information

EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector

EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector EE584 Introduction to VLSI Design Final Project Document Group 9 Ring Oscillator with Frequency selector Group Members Uttam Kumar Boda Rajesh Tenukuntla Mohammad M Iftakhar Srikanth Yanamanagandla 1 Table

More information

Lecture 11 Circuits numériques (I) L'inverseur

Lecture 11 Circuits numériques (I) L'inverseur Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:

More information

FET Driver, Load, and Switch Circuits

FET Driver, Load, and Switch Circuits Laboratory-4 FET Driver, Load, and Switch Circuits Introduction Precautions The objectives of this experiment are to observe the operating characteristics of inverter circuits which use JFETs and MOSFETs

More information

EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 7 LAB MANUAL MOSFET AMPLIFIER DESIGN AND ANALYSIS

EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 7 LAB MANUAL MOSFET AMPLIFIER DESIGN AND ANALYSIS EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 7 LAB MANUAL MOSFET AMPLIFIER DESIGN AND ANALYSIS OBJECTIVES In this experiment you will Learn procedures for working with static-sensitive devices. Construct

More information