Introduction to Electronic Devices
|
|
- Nora Moody
- 6 years ago
- Views:
Transcription
1 Introduction to Electronic Devices (Course Number ) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: Source: Apple Ref.: Apple Ref.: IBM Critical dimension (m) Ref.: Palo Alto Research Center 1
2 7 7.1 Introduction 7.2 Ideal Inverter Characteristic 7.3 Real Inverter Characteristic 7.4 Noise Margin of inverters 7.5 Classification of inverters Inverter with ohmic load PELS / NELS Inverter PELL / NELL Inverter The CMOS Inverter CMOS Technology Static behavior Static power Dissipation Dynamic behavior of an CMOS inverter Summary of CMOS inverter 7.6 From CMOS inverters to logical gates Complementary Logic Transmission Gate Logic References 2
3 7.1 Introduction In the following we will discuss the electrical characteristic of different MOS inverter circuits. We will discuss the implementation of different types of inverters and its electrical properties. Based on the inverter circuit all other logical gates like OR, AND, NOR, and NAND can be derived. Layout of a CMOS inverter. CMOS inverter and simplified circuit description of a CMOS inverter. Ref.: Hodges & Jackson, Analysis and Design of 3
4 7.2 Ideal Inverter Characteristic Different types of inverters can be distinguished depending on the circuit implementation. In the ideal case the static characteristic of an inverter (Voltage transfer curve, VTC) is described by a sharp transition from one state to second state. Voltage transfer characteristic of an ideal inverter. Ref.: Hodges & Jackson, Analysis and Design of Input range Output range 4
5 7.3 Real Inverter Characteristic However, ideal inverters can not be realized. Voltage transfer characteristic of a real inverter. Ref.: Hodges & Jackson, Analysis and Design of Input range Output range 5
6 7.4 Noise Margin of inverters Ref.: Hodges & Jackson, Analysis and Design of 6
7 7.4 Noise Margin of inverters Voltage transfer characteristic of the second inverter of a chain of inverters. Voltage transfer characteristic of the third inverter of a chain of inverters. Ref.: Hodges & Jackson, Analysis and Design of 7
8 7.4 Noise Margin of inverters The input and output signal of an inverter have to be within the noise margin of an inverter. Otherwise the input or output signal of an inverter is undefined. Ref.: Hodges & Jackson, Analysis and Design of 8
9 7.5 Classification of inverters Inverters can be realized by using different circuit implementations. In the following the different circuit implementations and their advantages and disadvantages will be discussed. The output curve of an inverter (Voltage transfer curve, VTC) is determined by the superposition of the load (pmons, nmos, resistor) and the driver (pmos, nmos) component. Inverter type Driver Load Operation (Load) ER E-MOSFET (n- or p-channel) Resistor - NELS & NELL E-MOSFET (nchannel) E-MOSFET (nchannel) Saturation, Linear PELS & PELL E-MOSFET (pchannel) E-MOSFET (pchannel) Saturation, Linear (p) CMOS E-MOSFET (nchannel) E-MOSFET (pchannel) - (n) CMOS E-MOSFET (pchannel) E-MOSFET (nchannel) - 9
10 7.5.1 Inverter with ohmic load An inverter can be realized by combining a resistor (load) with an enhancement type transistor (driver). An inverter with an ohmic load is not of relevance for practical applications, but the discussion of the operating principle allows a better understanding of the operating principle of inverters. Inverter with ohmic load and output characteristic. Ref.: Hodges & Jackson, Analysis and Design of 10
11 7.5.1 Inverter with ohmic load The performance of an inverter is described by the voltage transfer curve and the gain of an inverter. The gain, v, is defined as the ratio of the differential input voltage divided by the differential output voltage of the inverter. The gain of an inverter should be maximized. In the case of an inverter with an ohmic load the driver transistor can be described by a current source, so that the gain can be easily derived. V DD V in g m V in V out V th V in V out v v in gain = = vout g m R Inverter with ohmic load. Ref.: Böhm, Lecture on Microelectroics, University Siegen Equivalent circuit of inverter with ohmic load. 11
12 7.5.1 Inverter with ohmic load g m = I V D GS Transconductance in linear region I D g m = µ n VG g m I D = µ n VG C C G G W L Transconductance in saturation region W L V D ( V V ) G T v v = v gain in = out g m R Voltage transfer characteristic of an inverter with resistor load. Ref.: Hodges & Jackson, Analysis and Design of 12
13 7.5.1 Inverter with ohmic load The gain of an inverter with ohmic load can be increased by increasing the load resistance and the W/L ratio of the transistor (driver). The W/L ratio can be increased by choosing a short but wide channel. However, the gain is not the only parameter, which has to be optimized when developing an inverter. In addition to the gain (static behavior) the dynamic behavior has to be taken into account. If we assume that the inverter drives another logic gate like an inverter, and the inverter exhibits an input capacitance it is obvious to see that an increase of the load resistance will increase the time constant (switching speed) of the inverter. A similar behavior is observed if the width of the transistor is increased. The increased width leads to a improved gain, but the input capacitance of the inverter is increased as well, so that the switching speed of the inverter is reduced. An inverter with an ohmic load has an additional disadvantage. It is difficult to realized resistors by using classical semiconductor processes. Therefore, the resistor is usually replaced by a transistor which operates as a load. 13
14 7.5.2 PELS / NELS Inverter P/N Channel Enhancement Load Saturation Mode Inverter The resistor loads is replaced by an enhancement type transistor which operates in saturation mode. In order to operate the load in saturation the gate of the load transistor is connected to V DD. (W/L) L (W/L) D Ref.: Hodges & Jackson, Analysis and Design of 14
15 7.5.2 PELS / NELS Inverter P/N Channel Enhancement Load Saturation Mode Inverter The resistor loads is replaced by an enhancement type transistor operates in saturation mode. In order to operate the load in saturation the gate of the load transistor is connected to V DD. v gain = g g md ml = ( W L) D = K R ( W L) L K = R ( W L) D ( W L) L Voltage transfer characteristic of a NELS inverter. Ref.: Hodges & Jackson, Analysis and Design of 15
16 7.5.2 PELS / NELS Inverter P/N Channel Enhancement Load Saturation Mode Inverter PELS or NELS inverters have the disadvantage that the output voltage in the high state is always smaller that operating voltage V DD. The output voltage is reduced by the effective threshold voltage. The effective threshold voltage is the threshold voltage which is influence by the bulk voltage which applied to the substrate. Furthermore, the PELS / NELS inverters are limited by the differential drain source resistance of the load transistor. As the transistor operates in saturation the differential drain source resistance is rather large, which limits the switching speed of the inverter. The differential drain source resistance can be reduced by operating the load transistor in the linear region. This can be achieved by using an additional voltage supply which provides a gate voltage for the load transistors. The reduced differential drain source resistance leads to an decreased switching speed of the inverter. However, the reduced differential drain source resistance leads to an increased power consumption of the inverter. 16
17 7.5.3 PELL / NELL Inverter P/N Channel Enhancement Load Linear Mode Inverter Therefore, the static, the dynamic behavior and the power consumption has to be considered when designing an inverter. Ref.: Hodges & Jackson, Analysis and Design of 17
18 7.5.4 CMOS Inverter CMOS Technology CMOS technology refers to Complementary MOS technology, which means that transistors always exists as a pair of a p-channel and a n-channel transistor. CMOS technology is the driving force behind most of the electronic applications today. All microprocessors and solid state memories use CMOS technology. The main advantage of CMOS technology is the low power dissipation. As a consequence very high integration densities can be achieved. In the following we will discuss the realization of CMOS circuits and its advantages. We will discuss the implementation of a CMOS inverter which is the bases of all digital gates. All other logical gates like OR, AND, NOR, and NAND can be derived from an inverter structure. 18
19 CMOS Technology In order to realize NMOS and PMOS field effect transistors on the same substrate the individual transistors have to be insulated from each other. Different implementation of CMOS technology. Ref.: M. Shur, Introduction to Electronic Devices 19
20 Static behavior A CMOS inverter circuit consist of two matched enhanced type MOSFETs, one transistor with a n- channel and the other transistor with a p-channel. The circuit operation can be discussed based on its extreme cases, meaning V in =0 and V in =V DD is applied to the input of the inverter. V in =0 corresponds to a logic 0, whereas V in =V DD corresponds to a logic 1. As the circuit is symmetric a definition of a load and a driver transistor is not necessary, because the reverse definition would lead to the same results. CMOS inverter and simplified circuit description of a CMOS inverter. 20
21 Static behavior The output curve of an inverter (Voltage transfer curve, VTC) can be derived from the superposition of the output curves of the two (PMOS and NMOS) FETs. The operating point of the inverter corresponds to the interceptions of the two output curves. The interception of the output curves of the two MOSFETs of an inverter represent the output of the inverter. Ref.: M.S. Sze, Semiconductor Devices 21
22 Static behavior The output curve of an inverter (Voltage transfer curve, VTC) can be derived from the superposition of the output curves of the two (PMOS and NMOS) FETs. Voltage transfer curve of an CMOS inverter. The points A, B, C and D correspond to the points A, B, C and D on the previous slide. Ref.: M.S. Sze, Semiconductor Devices 22
23 Static power Dissipation The static power dissipation of a CMOS inverter is negligible as always one of the two transistors is in the off state. The dissipation is independent of the input state of the inverter. The power dissipation of CMOS inverters is distinctly lower than the dissipation of alternative inverter circuits (e.g. NMOS or PMOS FETs in enhanced or depletion mode). However, as the number of gates steadily increases the dynamic power dissipation has become a serious issue Dynamic behavior of an CMOS inverter The dynamic power dissipation can be determined by: P D = f C equi V 2 DD Dynamic power dissipation of an CMOS inverter where f is the switching frequency. C equi is the equivalent input capacitance of a CMOS inverter and V DD is the operating voltage. 23
24 Dynamic behavior of an CMOS inverter As an inverter typically drives another logical gate, the capacitive load of an inverter is determined by the input capacitance of the next inverter stage. The transient response of an inverter is comparable with the transient response of a RC circuit. The capacitance is formed by the input capacitance of an inverter stage. The channel resistance of the transistor in the on state determines the resistor. Schematic illustration of the operation of a CMOS inverter including the voltage transfer curve and the power dissipation. Ref.: M. Shur, Introduction to Electronic Devices 24
25 Summary of CMOS inverter Based on the above described device behavior we can summarize the ideal behavior of an CMOS inverter: The output levels should either be either 0V or V DD. As a consequence the signal swing between the two levels should be maximized. The static power dissipation of an inverter is close to zero, if the leakage current of the transistors can be neglected. As a CMOS inverter is symmetric the power dissipation is independent of the logical output state. A low resistance path exists between the output terminal and ground (in the 0 state) or V DD (in the 1 state). The low resistance path ensures that the output voltage is independent of the transistor dimensions. As we use identical transistors for the driver and the load of the CMOS inverter a change of the dimensions of the FETs has no impact on the output voltage of the inverter. The input resistance of the inverter is infinite, because the input current is close to zero. Thus a large number of similar inverters can be driven with no loss on the signal level. 25
26 7.6 From CMOS inverters to logical gates Inverters are elementary components of digital logic circuits. All circuits can be reduced to inverter circuits. In the following the gained knowledge on CMOS inverters will be used to design simple logical CMOS circuits. We will concentrate here on basic structure, where the output signal is a direct combination of the input signals. Memory elements will not be taken into account. 26
27 7.6.1 Complementary Logic In general, a CMOS inverter can be described by a NMOS pull-down transistor and a PMOS pull-up transistor, which operate in a complementary fashion. We will now apply the pull-up and pull-down concept to logical gates with more than one input signals. Therefore, we define two networks, a pull-down network (PDN) and a pull-up network. The networks operate in a complementary fashion. Let us assume we want to realize a logic gate with three input signals. As a consequence, both networks (pull-up and the pull-down network) will have three input signals. Nevertheless the number of output states is still two (0 and 1). The pulldown network is able to pull down the output signal for the possible low ground states. Opposite applies for the pull-up network. The network is able to pull-up the output signals for all high or positive states. Pull-up and pull-down network. Ref.: B. Jacob, University of Maryland 27
28 7.6.1 Complementary Logic Since the PDN comprises of NMOS transistors and the NMOS transistors conduct when the input signals is high, the PDN is active when the input signals are high. In a complementary manner, the PUN comprises PMOS transistors and PMOS transistors conduct when the input signal is low. Therefore the PUN is active for low input signals. Based on this scheme we can deduce the operation of logic gates like NOR, NAND, OR or AND. 28
29 7.6.1 Complementary Logic Implementation of a NOR gate: M2 The output signals get low if one of the input signals gets high. If A or B or both signals gets high one or two of the PMOS transistors pulls the output signal down. At the same time one or both of the NMOS transistors are in their off state, so that the output signal gets low. input A input B A B Out M1 M2 M1 out 0Vdc V Y = A + B = AB Implementation of an NOR logical gate with two inputs based on CMOS technology. 29
30 7.6.2 Transmission gate logic Besides complementary implementations of digital circuits, there is one additional transistor circuit frequently used in CMOS digital electronics. This circuit is called transmission gate (TG). A transmission gate is used as a bidirectional switch. The circuit consists of an n-channel transistor and a p-channel transistor in parallel. The two types of transistor are used as a p-channel FET pass on a 1 and an n-channel FET passes on a 0. Transmission gate. Ref.: Logic and Computer Design Fundamentals, Prentice-Hall, Inc. (1997) 30
31 7.6.2 Transmission gate logic Depending on the logic function which has to be implemented it can be advantages to use transmission gate (pass logic) rather than complementray logic. This is particularly true of XOR or multiplexers have to be implemented. Complementary Implementation Implementation of a NOR gate by using a complementary and a transmission gate approach. Ref.: B. Jacob, University of Maryland 31
32 7.6.2 Transmission gate logic Implementation of a XOR gate by using a complementary and a transmission gate approach. Ref.: B. Jacob, University of Maryland 32
33 References Michael Shur, Introduction to Electronic Devices, John Wiley & Sons; (January 1996). (Price: US$100), Audience: under graduate students Simon M. Sze, Semiconductor Devices, Physics and Technology, John Wiley & Sons; 2 nd Edition (2001). (Price: US$115), Audience: under graduate students R.F. Pierret, G.W. Neudeck, Modular Series on Solid State Devices, Volumes in the Series: Semicondcutor Fundamentals, The pn junction diode, The bipolar junction transistor, Field effect devices, (Price: US$25 per book), Audience: under graduate students Adel S. Sedra, Kenneth C. Smith, Microelectronic Circuits, Oxford University Press (1998), (Price: Euro). 33
Introduction to Electronic Devices
(Course Number 300331 ) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical 10-8 10-7
More informationIntroduction to Electronic Devices
(Course Number 300331) Fall 2006 Instructor: Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationEEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families
EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationIFB270 Advanced Electronic Circuits
IFB270 Advanced Electronic Circuits Chapter 9: FET amplifiers and switching circuits Prof. Manar Mohaisen Department of EEC Engineering Review of the Precedent Lecture Review of basic electronic devices
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationDigital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 6: CMOS Digital Logic 1 Last Lectures The CMOS Inverter CMOS Capacitance Driving a Load 2 This Lecture Now that we know all
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationMetal Oxide Semiconductor Field-Effect Transistors (MOSFETs)
Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationModule 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits
More informationELEC 350L Electronics I Laboratory Fall 2012
ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationIntroduction to the Long Channel MOSFET. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to the Long Channel MOSFET Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and 82 Lomb Memorial Drive Rochester,
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationThe Design and Realization of Basic nmos Digital Devices
Proceedings of The National Conference On Undergraduate Research (NCUR) 2004 Indiana University Purdue University Indianapolis, Indiana April 15-17, 2004 The Design and Realization of Basic nmos Digital
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More information8. Combinational MOS Logic Circuits
8. Combinational MOS Introduction Combinational logic circuits, or gates, witch perform Boolean operations on multiple input variables and determine the output as Boolean functions of the inputs, are the
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh
ECE 471/571 The CMOS Inverter Lecture-6 Gurjeet Singh NMOS-to-PMOS ratio,pmos are made β times larger than NMOS Sizing Inverters for Performance Conclusions: Intrinsic delay tp0 is independent of sizing
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationOrganic Electronics. Information: Information: 0331a/ 0442/
Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationEE241 - Spring 2002 Advanced Digital Integrated Circuits
EE241 - Spring 2002 dvanced Digital Integrated Circuits Lecture 7 MOS Logic Styles nnouncements Homework #1 due 2/19 1 Reading Chapter 7 in the text by K. ernstein ackground material from Rabaey References»
More informationReading. Lecture 17: MOS transistors digital. Context. Digital techniques:
Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationDigital circuits. Bởi: Sy Hien Dinh
Digital circuits Bởi: Sy Hien Dinh This module presents the basic concepts of MOSFET digital logic circuits. We will examine NMOS logic circuits, which contain only n-channel transistors, and complementary
More informationDigital Microelectronic Circuits ( ) Pass Transistor Logic. Lecture 9: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 9: Pass Transistor Logic 1 Motivation In the previous lectures, we learned about Standard CMOS Digital Logic design. CMOS
More informationChapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS inverters http://www.eet.bme.hu/~poppe/miel/en/13-mosfet2.pptx http://www.eet.bme.hu Overview of MSOFET types 13-11-2014 Microelectronics BSc course, MOS inverters András
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationChapter 5: Field Effect Transistors
Chapter 5: Field Effect Transistors Slide 1 FET FET s (Field Effect Transistors) are much like BJT s (Bipolar Junction Transistors). Similarities: Amplifiers Switching devices Impedance matching circuits
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationTransistor Digital Circuits
Transistor Digital Circuits Switching Transistor Model (on) (on) T n T p Controlled switch model v CT > V CTex ; T- (on); i O > 0; v O 0 v CT < V Thn ; T- (off); i O = 0; v O = V PS v CT > V Thp ; T- (off);
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationProf. Paolo Colantonio a.a
Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high
More informationExam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?
Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationEE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT
EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationField Effect Transistors
Chapter 5: Field Effect Transistors Slide 1 FET FET s (Field Effect Transistors) are much like BJT s (Bipolar Junction Transistors). Similarities: Amplifiers Switching devices Impedance matching circuits
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor
Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationMTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap
MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected
More informationStudy of Differential Amplifier using CMOS
Study of Differential Amplifier using CMOS Mr. Bhushan Bangadkar PG Scholar Mr. Amit Lamba Assistant Professor Mr. Vipin Bhure Assistant Professor Electronics and Communication Electronics and Communication
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationToday's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic
Bi Today's Goals Finish MOS transistor Finish Start Bi MOS Capacitor Equations Threshold voltage Gate capacitance V T = ms Q i C i Q II C i Q d C i 2 F n-channel - - p-channel ± ± + + - - Contributions
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationField Effect Transistors (npn)
Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Ratioed Logic Introduction Digital IC EE141 2 Ratioed Logic design Basic concept Resistive load Depletion
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationChapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 6 Combinational CMOS Circuit and Logic Design Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Advanced Reliable Systems (ARES) Lab. Jin-Fu Li,
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationUNIT-III GATE LEVEL DESIGN
UNIT-III GATE LEVEL DESIGN LOGIC GATES AND OTHER COMPLEX GATES: Invert(nmos, cmos, Bicmos) NAND Gate(nmos, cmos, Bicmos) NOR Gate(nmos, cmos, Bicmos) The module (integrated circuit) is implemented in terms
More informationElectronics Basic CMOS digital circuits
Electronics Basic CMOS digital circuits Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED October 21, 2014 1 / 30 Introduction The topics covered today: The inverter: the simplest
More informationHigh Voltage Operational Amplifiers in SOI Technology
High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper
More informationPower dissipation in CMOS
DC Current in For V IN < V TN, N O is cut off and I DD = 0. For V TN < V IN < V DD /2, N O is saturated. For V DD /2 < V IN < V DD +V TP, P O is saturated. For V IN > V DD + V TP, P O is cut off and I
More informationELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationAnalysis of Different Topologies of Inverter in 0.18µm CMOS Technology and its Comparision
Analysis of Different Topologies of Inverter in 0.18µm CMOS Technology and its Comparision Ashish Panchal (Senior Lecturer) Electronics & Instrumentation Engg. Department, Shri G.S.Institute of Technology
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Field Effect Transistors (FETs) Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/
More informationCPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic CMOS Inverter: A First Look C L 9/11/26 VLSI
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationLecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits
Noise in Digital Integrated Circuits Lecture 4 The CMOS Inverter i(t) v(t) V DD Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail:
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More informationES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)
Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD
More informationQ1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).
Q. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Answer: N-Channel Junction Field Effect Transistor (JFET) Construction: Drain(D)
More informationUltra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology Kyung Ki Kim a) and Yong-Bin Kim b) Department of Electrical and Computer Engineering, Northeastern University, Boston, MA
More informationL MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)
L.107.4 MOSFETS, IDENTIFICATION, CURVES. PAGE 1 I. Review of JFET (DRAW symbol for n-channel type, with grounded source) 1. "normally on" device A. current from source to drain when V G = 0 no need to
More information