Ramya Srinivasan GLOBALFOUNDRIES 22FDX: Tempus Body-Bias Interpolation QoR. April
|
|
- Roy Banks
- 5 years ago
- Views:
Transcription
1 Ramya Srinivasan GLOBALFOUNDRIES 22FDX: Tempus Body-Bias Interpolation QoR April
2 22FDX: Tempus Body-Bias Interpolation QoR Presenter: Ramya Srinivasan Authors GLOBALFOUNDRIES: Haritez Narisetty and Venkat Ramasubramanian Cadence: Swamy Lokanadham April 11-12, 2017 CDN LIVE: Silicon Valley 2
3 GLOBALFOUNDRIES 22FDx Technology What is 22FDX technology? It is the new 22nm Fully Depleted Siliconon-Insulator (FDSOI) technology from GLOBALFOUNDRIES Delivers FinFET-like performance and powerefficiency at 28nm cost Software-controlled transistor body-biasing for flexible trade-off between performance and power Integrated RF for reduced system cost and back-gate feature to reduce RF power Enables applications across mobile, IoT and RF markets Planar Bulk Transistor Planar FDSOI Transistor with green Insulator layer Effects of Body Biasing in Bulk Transistor and FDSOI Transistor 3
4 Body-biasing Provides Greatest Design Flexibility Forward body-bias (FBB) enables low voltage operation Reverse body-bias (RBB) enables low leakage Dynamic body-biasing enables active tradeoff of performance versus power FDSOI variability is smaller across die due to lower doping effort Improve within die or die-to-die uniformity Post-silicon tuning/trimming -2V to +2V Body-Biasing 4
5 Body-Biasing Power/Performance Trade-off Maximum Performance Operating Mode Forward Body-bias (FBB) Reverse Body-bias (RBB) Minimum Leakage In Standby Mode Max Frequency 5
6 GLOBALFOUNDRIES 22FDX Technology FBB versus RBB Bias voltage is applied to P-well and N-well Reverse Body Bias (RBB) raising VT of device nmos neg. substrate voltage, pmos pos. substrate voltage Forward Body Bias (FBB) lowering VT of device nmos pos. substrate voltage, pmos neg. substrate voltage 6
7 What is body-biasing? A new dimension to design closure Substrate biasing is a low power technique For tuning performance and static power consumption of a device Body-biasing applied through voltage variation on PWELL and NWELL terminal Same implementation can be timed with different Bias voltages resulting in different performance results Different Body-Biasing domains on one chip are enabling new design architectures and design styles Due to the variation in Body Bias as a new variable, now the corners are PVTB (Process/Voltage/Temperature/Body Bias) PVT + BIAS PVTB Library Char + LVF variability Bulk Flow Lib char with BB (Added corners) New Step for 22FDX 7
8 Body-Bias in Design Flow. Concept of 22FDx Body-Bias Trimming FBB Blocks - Design to TT&FF Design Block 1 FBB Block 3 RBB Block 2 FBB Post Silicon TRIM Top VNW = 0 VPW = 0 Slow parts VNW = 0 VPW = 0 VNW=0+ VPW=0- Design implementation performed at TT-FFG corner and STA is done at SSG with FBB to recover silicon dies that land in SSG material. Si Trimming currently focused to meet performance for silicon dies landing on SSG material 8
9 Body-Bias in Design Flow. Concept of 22FDx Body-Bias Trimming RBB Blocks - Design to TT&SS Design Block 1 FBB Block 3 RBB Block 2 FBB Post Silicon TRIM Top VNW = 0 VPW = 0 VNW = 0+ VPW = 0- Fast parts VNW = 0 VPW = 0 RBB Blocks get slower with increase in BB - RBB blocks need to be reverse biased to be able adjust fast/leaky parts to the spec using TRIM 9
10 Design Methodology for BB Trim Process Control Monitor driven BB voltage generator Dynamic: Can use BB optimization on the spot after implementation (Interpolation in Tempus) Block Design to TT & FF VDD VSS Design Chip TRIM-BB-SS VNW, PWN Identify the TRIM-BB to shift SS to TT. Call it TRIM-BB-SS Process Contrrol Monitor BB Gen Signoff/ECO with TRIM-BB-SS (interpolation/lvf), TT (LVF) & FF (LVF) Post silicon TRIM the SS parts with TRIM-BB- SS 10
11 Body-Bias Interpolation in Tempus Body-Bias Flow Library set creation using four libraries on the boundary at different bias-voltages using the command create_library_set Lib1: 0.8v,25c (0v,0v) Lib2: 0.8v,25c (0v,-2v) Lib3: 0.8v,25c (1v,0v) Lib4: 0.8v,25c (1v,-2v) Power domain definition for the supply nets VDD, VNW and VPW Operating condition definition for all the supply nets VDD, VNW, VPW using the command create_op_cond create_op_cond -name op_1 -P 1 -V T 25 -library_file TT_0P80V_0P00V_0P00V_0P00V_25C.lib create_op_cond -name op_2 -P 1 -V T 25 -library_file TT_0P80V_0P00V_0P00V_0P00V_25C.lib create_op_cond -name op_3 -P 1 -V 0.5 -T 25 -library_file TT_0P80V_0P00V_0P00V_0P00V_25C.lib VPW 0,0 VNW 1,0 0,-2 1,-2 11
12 Tempus Body-Bias Interpolation Flow STA Settings Waveform propagation enabled SI analysis turned off PBA Mode LVF libraries Tempus Tool Version: Tempus to Spectre Validation: Bias voltage scaling is validated with spice accuracy correlation for uncoupled path delay Bias scaling can be performed for any point on the surface (yellow points) Blue points are pre-characterized points Both delay and local variation interpolation supported in Tempus Read netlist and link design VNW Library set creation and enable 0,0 bias voltage 1,0 scaling Load UPF (has bias PG info) VPW Update timing and generate reports Tempus 0,-2 1,-2 STA Flowchart 12
13 Testcase Setup Testcase: data engine of 32 bit core Cell-count: 150K (std-cells) Setup Analysis with PBA mode Forward-Bias Mode Placement Utilization: 65% Library: 8T CNRX Metal Stack: 8M layers 13
14 Results-Delay Interpolation Delay Interpolation at VNW:0.5V and VPW: -0.5V Absolute Difference in Data Arrival Time (in ps) Percentage Difference between Tempus and Spectre(in %) Data Arrival Time Comparison between Tempus and Spectre Path ID Data Arrival Time Comparison between Tempus and Spectre Path ID Tempus to Spectre VPW Tempus to Spectre VNW 0,0 1,0 0.5V,-0.5V 0,-2 1,-2 14
15 Results-Delay Interpolation Delay Interpolation at VNW:1.0V and VPW: -1.0V Abolute difference in data arrival time 0,0 1,0 Absolute Difference between Tempus and Spectre (in ps) Path ID Tempus to Spectre 1.0V,-1.0V 0,-2 1,-2 Percentage Difference between Tempus and Spectre (in %) Percentage difference in data arrival time Path ID Tempus to Spectre 15
16 Results Tempus to Monte-Carlo Delay and Variation Interpolation at VNW:0.5V and VPW: -0.5V Monte-Carlo simulations in Spectre with 5000 seed VNW 0,0 1,0 Percentage Difference in Data Arrival Time 0.5V,-0.5V Percentage Difference between Tempus and Spectre (in %) Path ID Tempus to Spectre VPW 0,-2 1,-2 16
17 Conclusion Body-Bias algorithm works accurately in Tempus Good correlation seen between Tempus to Spectre for delay and variation interpolation Some paths see correlation greater that 3%. Work in progress with Cadence to improve correlation for the outliers GLOBALFOUNDRIES will deploy body-bias scaling capability in Tempus in digital reference flows Future Work: GLOBALFOUNDRIES is working with Cadence to include body-bias interpolation capability in upstream flows (Genus/Innovus) and power interpolation in Voltus. 17
18
Characterization and Variation Modeling for 22FDX. Ning Jin Digital Design Methodology Team
Characterization and Variation Modeling for 22FDX Ning Jin Digital Design Methodology Team Agenda 1 2 3 4 Introduction to 22FDX Technology Library Characterization in Liberate and Variety Library Characterization
More informationEntering FD-SOI Era Using GLOBALFOUNDRIES 22FDX Technology
Entering FD-SOI Era Using GLOBALFOUNDRIES 22FDX Technology Ease of Design Combined with Tunable Performance/Power Optimization Presenter: Tamer Ragheb Authors: Stefan Block, Wolfgang Daub, Juergen Dirks,
More information22FDX TM Enabling IoT Growth. Tim Dry, (for Jamie Schaeffer, Ph.D). Leading Edge Product Line Management GLOBALFOUNDRIES
22FDX TM Enabling IoT Growth Tim Dry, (for Jamie Schaeffer, Ph.D). Leading Edge Product Line Management GLOBALFOUNDRIES The First Truly Global Foundry East Fishkill, New York Malta, New York Burlington,
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationReducing Transistor Variability For High Performance Low Power Chips
Reducing Transistor Variability For High Performance Low Power Chips HOT Chips 24 Dr Robert Rogenmoser Senior Vice President Product Development & Engineering 1 HotChips 2012 Copyright 2011 SuVolta, Inc.
More informationFDSOI for Low Power System on Chip. M.HAOND STMicroelectronics, Crolles, France
FDSOI for Low Power System on Chip M.HAOND STMicroelectronics, Crolles, France OUTLINE Introduction : Motivations for FDSOI FDSOI Presentation & Short Channel control MOS VT Construction Performance Analysis
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationAdvanced Techniques for Using ARM's Power Management Kit
ARM Connected Community Technical Symposium Advanced Techniques for Using ARM's Power Management Kit Libo Chang( 常骊波 ) ARM China 2006 年 12 月 4/6/8 日, 上海 / 北京 / 深圳 Power is Out of Control! Up to 90nm redu
More informationIOLTS th IEEE International On-Line Testing Symposium
IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle
More informationEDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems
EDA Challenges for Low Power Design Anand Iyer, Cadence Design Systems Agenda Introduction ti LP techniques in detail Challenges to low power techniques Guidelines for choosing various techniques Why is
More informationLaser attacks on integrated circuits: from CMOS to FD-SOI
DTIS 2014 9 th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Laser attacks on integrated circuits: from CMOS to FD-SOI J.-M. Dutertre 1, S. De Castro 1, A. Sarafianos
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationTemperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits
Microelectronics Journal 39 (2008) 1714 1727 www.elsevier.com/locate/mejo Temperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits Ranjith Kumar, Volkan Kursun Department
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationControl Synthesis and Delay Sensor Deployment for Efficient ASV designs
Control Synthesis and Delay Sensor Deployment for Efficient ASV designs C H A O FA N L I < C H AO F @ TA M U. E D U >, T E X A S A & M U N I V E RS I T Y S A C H I N S. S A PAT N E K A R, U N I V E RS
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationLow Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
More informationDATASHEET CADENCE QRC EXTRACTION
DATASHEET Cadence QRC Etraction, the industry s premier 3D fullchip parasitic etractor that is independent of design style or flow, is a fast and accurate RLCK etraction solution used during design implementation
More informationMitigating Parameter Variation with Dynamic Fine-Grain Body Biasing
Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu
More informationProbabilistic and Variation- Tolerant Design: Key to Continued Moore's Law. Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs
Probabilistic and Variation- Tolerant Design: Key to Continued Moore's Law Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs 1 Outline Variations Process, supply voltage, and temperature
More informationEE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.
EE 434 ASIC and Digital Systems Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Preliminaries VLSI Design System Specification Functional Design RTL
More informationAmber Path FX SPICE Accurate Statistical Timing for 40nm and Below Traditional Sign-Off Wastes 20% of the Timing Margin at 40nm
Amber Path FX SPICE Accurate Statistical Timing for 40nm and Below Amber Path FX is a trusted analysis solution for designers trying to close on power, performance, yield and area in 40 nanometer processes
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationSOI technology platforms for 5G: Opportunities of collaboration
SOI technology platforms for 5G: Opportunities of collaboration Dr. Ionut RADU Director, R&D SOITEC MOS AK workshop, Silicon Valley December 6th, 2017 Sourcing value from substrate Robert E. White ISBN-13:
More informationAarthi.P, Suresh Kumar.R, Muniraj N. J. R, International Journal of Advance Research, Ideas and Innovations in Technology.
ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue6) Available online at www.ijariit.com Implementation of Pull-Up/Pull-Down Network for Energy Optimization in Full Adder Circuit P. Aarthi Assistant
More informationMitigating Parameter Variation with Dynamic Fine-Grain Body Biasing *
Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing * Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu
More informationChip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis
Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis Authors: Rick Brooks, Cisco, ricbrook@cisco.com Jane Lim, Cisco, honglim@cisco.com Udupi Harisharan, Cisco,
More information! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! Standard Cells. ! CMOS Process Enhancements
EE 570: igital Integrated Circuits and VLI Fundamentals Lec 3: January 18, 2018 MO Fabrication pt. 2: esign Rules and Layout Lecture Outline! MO evice Layout! Inverter Layout! Gate Layout and tick iagrams!
More informationRuixing Yang
Design of the Power Switching Network Ruixing Yang 15.01.2009 Outline Power Gating implementation styles Sleep transistor power network synthesis Wakeup in-rush current control Wakeup and sleep latency
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationPrepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology
Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology OUTLINE Understanding Fabrication Imperfections Layout of MOS Transistor Matching Theory and Mismatches Device Matching, Interdigitation
More informationSUBSTRATE NOISE FULL-CHIP LEVEL ANALYSIS FLOW FROM EARLY DESIGN STAGES TILL TAPEOUT. Hagay Guterman, CSR Jerome Toublanc, Ansys
SUBSTRATE NOISE FULL-CHIP LEVEL ANALYSIS FLOW FROM EARLY DESIGN STAGES TILL TAPEOUT Hagay Guterman, CSR Jerome Toublanc, Ansys Speakers Hagay Guterman, CSR Hagay Guterman is a senior signal and power integrity
More informationIP Specification. 12-Bit 125 MSPS Duel ADC in SMIC40L IPS_S40L_ADC12X2_125M FEATURES APPLICATIONS GENERAL DESCRIPTION. Single Supply 1.
12-Bit 125 MSPS Duel ADC in SMIC40L FEATURES Single Supply 1.15V 125 MSPS Conversion Rate AVDD AVSS VDD VSS Current Consumption 45 mw @ 125 MSPS Dynamic Performance @ 125MSPS 65 dbfs SNR -68 dbc THD 70
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationProduct Design Methodology
Product Design Methodology 2018 Tokyo Christophe Tretz, Carlos Mazure 1 SOI Industry Consortium 2018 Agenda SOI Industry Consortium SoC design approach Design considerations Conclusions 2 SOI Industry
More informationDesign of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits
Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate
More informationSUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION:
SUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION: SMALL SIGNALS AROUND THRESHOLD 5 PRESHAPE PIXEL SIMULATION:
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationActive Decap Design Considerations for Optimal Supply Noise Reduction
Active Decap Design Considerations for Optimal Supply Noise Reduction Xiongfei Meng and Resve Saleh Dept. of ECE, University of British Columbia, 356 Main Mall, Vancouver, BC, V6T Z4, Canada E-mail: {xmeng,
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationCIRCUITS. Raj Nair Donald Bennett PRENTICE HALL
POWER INTEGRITY ANALYSIS AND MANAGEMENT I CIRCUITS Raj Nair Donald Bennett PRENTICE HALL Upper Saddle River, NJ Boston Indianapolis San Francisco New York Toronto Montreal London Munich Paris Madrid Capetown
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationExtreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing
Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing W. S. Pitts, V. S. Devasthali, J. Damiano, and P. D. Franzon North Carolina State University Raleigh, NC USA 7615 Email: wspitts@ncsu.edu,
More informationDesign of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer
Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate
More informationFabrication, Corner, Layout, Matching, & etc.
Advanced Analog Building Blocks Fabrication, Corner, Layout, Matching, & etc. Wei SHEN (KIP) 1 Fabrication Steps for MOS Wei SHEN, Universität Heidelberg 2 Fabrication Steps for MOS Wei SHEN, Universität
More informationDesigning and Simulation of Full Adder Cell using Self Reverse Biasing Technique
Designing and Simulation of Full Adder Cell using Self Reverse Biasing Technique Chandni jain 1, Shipra mishra 2 1 M.tech. Embedded system & VLSI Design NITM,Gwalior M.P. India 474001 2 Asst Prof. EC Dept.,
More informationLow-Power and Process Variation Tolerant Memories in sub-90nm Technologies
Low-Power and Process Variation Tolerant Memories in sub-9nm Technologies Saibal Mukhopadhyay, Swaroop Ghosh, Keejong Kim, and Kaushik Roy Dept. of ECE, Purdue University, West Lafayette, IN, @ecn.purdue.edu
More informationEE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday
More informationCMOS 65nm Process Monitor
CMOS 65nm Process Monitor Advisors: Dr. Hugh Grinolds Mr. Brian Misek Allen Chen Ryan Hoppal Phillip Misek What is Process Variation? The process parameters can vary from: Lot-to-Lot (interprocess variation)
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationCS/ECE 5710/6710. Composite Layout
CS/ECE 5710/6710 Introduction to Layout Inverter Layout Example Layout Design Rules Composite Layout Drawing the mask layers that will be used by the fabrication folks to make the devices Very different
More informationImproving the ability of bulk built-in current sensors to detect Single Event Effects by using triple-well CMOS
ESREF 2014 25th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis Improving the ability of bulk built-in current sensors to detect Single Event Effects by using triple-well
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Mohd Shahid M.Tech Student Al-Habeeb College of Engineering and Technology. Abstract Arithmetic logic unit (ALU) is an
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationElectrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation
Electrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation N Borrel, C Champeix, M Lisart, A Sarafianos, E Kussener, W Rahajandraibe, Jean-Max Dutertre
More informationAccurate Timing and Power Characterization of Static Single-Track Full-Buffers
Accurate Timing and Power Characterization of Static Single-Track Full-Buffers By Rahul Rithe Department of Electronics & Electrical Communication Engineering Indian Institute of Technology Kharagpur,
More informationTiming analysis can be done right after synthesis. But it can only be accurately done when layout is available
Timing Analysis Lecture 9 ECE 156A-B 1 General Timing analysis can be done right after synthesis But it can only be accurately done when layout is available Timing analysis at an early stage is not accurate
More informationAnalysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology
Analysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology Shyam Sundar Sharma 1, Ravi Shrivastava 2, Nikhil Saxenna 3 1Research Scholar Dept. of ECE, ITM,
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationThe challenges of low power design Karen Yorav
The challenges of low power design Karen Yorav The challenges of low power design What this tutorial is NOT about: Electrical engineering CMOS technology but also not Hand waving nonsense about trends
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationDesign and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications
ABSTRACT Design and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications Abhishek Sharma,Gunakesh Sharma,Shipra ishra.tech. Embedded system & VLSI Design NIT,Gwalior.P. India
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationLeakage Power Minimization in Deep-Submicron CMOS circuits
Outline Leakage Power Minimization in Deep-Submicron circuits Politecnico di Torino Dip. di Automatica e Informatica 1019 Torino, Italy enrico.macii@polito.it Introduction. Design for low leakage: Basics.
More informationPower dissipation in CMOS
DC Current in For V IN < V TN, N O is cut off and I DD = 0. For V TN < V IN < V DD /2, N O is saturated. For V DD /2 < V IN < V DD +V TP, P O is saturated. For V IN > V DD + V TP, P O is cut off and I
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationDESIGN OF A CHARGE PUMP-BASED BODY BIAS GENERATOR FOR FDSOI CIRCUITS A
DESIGN OF A CHARGE PUMP-BASED BODY BIAS GENERATOR FOR FDSOI CIRCUITS A Master's Thesis Submitted to the Faculty of the Escola Tècnica d'enginyeria de Telecomunicació de Barcelona Universitat Politècnica
More informationEECS 427 Lecture 22: Low and Multiple-Vdd Design
EECS 427 Lecture 22: Low and Multiple-Vdd Design Reading: 11.7.1 EECS 427 W07 Lecture 22 1 Last Time Low power ALUs Glitch power Clock gating Bus recoding The low power design space Dynamic vs static EECS
More informationPushing Ultra-Low-Power Digital Circuits
Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era David Bol Microelectronics Laboratory Ph.D public defense December 16, 2008 Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationLSI ON GLASS SUBSTRATES
LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM
More informationFigure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2.
Running Cadence Once the Cadence environment has been setup you can start working with Cadence. You can run cadence from your directory by typing Figure 1. Main window (Common Interface Window), CIW opens
More informationSUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE
SUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE K. VIKRANTH REDDY 1, M. MURALI KRISHNA 2, K. LAL KISHORE 3 1 M.Tech. Student, Department of ECE, GITAM University, Visakhapatnam, INDIA 2 Assistant Professor,
More informationModeling MOS Transistors. Prof. MacDonald
Modeling MOS Transistors Prof. MacDonald 1 Modeling MOSFETs for simulation l Software is used simulate circuits for validation l Original program SPICE UC Berkeley Simulation Program with Integrated Circuit
More informationElectrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor
Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator
More informationPower and Energy. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Power and Energy Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu The Chip is HOT Power consumption increases
More informationZero Steady State Current Power-on-Reset Circuit with Brown-Out Detector
Zero Steady State Current Power-on-Reset Circuit with Brown-Out Detector Sanjay Kumar Wadhwa 1, G.K. Siddhartha 2, Anand Gaurav 3 Freescale Semiconductor India Pvt. Ltd. 1 sanjay.wadhwa@freescale.com,
More informationPrinciples of Current Source Modeling
Principles of Current Source Modeling Dipl.-Ing. Christoph Knoth Outline Brief Introduction Evolution of Timing Models Current Source Models Basics Characterization Implementation Application Summary 2
More informationReliability of deep submicron MOSFETs
Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationDesign of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations
J. Low Power Electron. Appl. 2011, 1, 97-108; doi:10.3390/jlpea1010097 Article Journal of Low Power Electronics and Applications ISSN 2079-9268 www.mdpi.com/journal/jlpea/ Design of Energy Aware Adder
More informationDesign and Analysis of Double Gate MOSFET Operational Amplifier in 45nm CMOS Technology
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 12 June 2016 ISSN (online): 2349-784X Design and Analysis of Double Gate MOSFET Operational Amplifier in 45nm CMOS Technology
More informationLow Transistor Variability The Key to Energy Efficient ICs
Low Transistor Variability The Key to Energy Efficient ICs 2 nd Berkeley Symposium on Energy Efficient Electronic Systems 11/3/11 Robert Rogenmoser, PhD 1 BEES_roro_G_111103 Copyright 2011 SuVolta, Inc.
More informationAn Overview of Static Power Dissipation
An Overview of Static Power Dissipation Jayanth Srinivasan 1 Introduction Power consumption is an increasingly important issue in general purpose processors, particularly in the mobile computing segment.
More informationTechnology Advantages for Analog/RF & Mixed-Signal Designs
Technology Advantages for Analog/RF & Mixed-Signal Designs Andreia Cathelin STMicroelectronics, Crolles, France SOI Consortium Forum, Tokyo, January 21 st, 2016 Agenda 2 At a glance ST 28nm UTBB FD-SOI
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture
More informationA 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector
A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector Po-Han Peter Wang, Haowei Jiang, Li Gao, Pinar Sen, Young-Han Kim, Gabriel M. Rebeiz, Patrick P.
More information