SUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE
|
|
- Abigail Terry
- 5 years ago
- Views:
Transcription
1 SUBTHRESHOLD CIRCUIT DESIGN FOR HIGH PERFORMANCE K. VIKRANTH REDDY 1, M. MURALI KRISHNA 2, K. LAL KISHORE 3 1 M.Tech. Student, Department of ECE, GITAM University, Visakhapatnam, INDIA 2 Assistant Professor, Department of ECE, GITAM University, Visakhapatnam, INDIA 3 Vice Chancellor, JNT University, Anantapur, INDIA 1 vikranth23791@gmail.com, 2 madugulamk@gmail.com 970 ABSTRACT In modern technology we want the digital circuits to consume less power and to operate at high speeds. In order to achieve this goal the devices are being operated in subthreshold region in order to reduce the energy consumption at a cost of reduced speed. In modern nanometer technology the threshold voltage will be lower than expected at narrow widths due to inverse narrow width effect. Due to this the subthreshold current is higher than expected at lower width. So we can replace a minimum width transistor and hence speed of the circuit can be improved. Similarly body biasing technique is used for altering the threshold voltage of mosfet and hence speed of the circuits can be increased. A ring oscillator using the above i.e. parallel stacking and body biasing is designed for high performance for application such as synchronizing computation in a digital system, timing the sampling in a data converter, carrier synthesis and LO in RF systems, etc. Finally a simple stream cipher which is used for data encryption and decryption is designed using proposed technique. Circuits are designed in gpdk 45nm technology using Cadence EDA tool. Keywords: Trench Isolation, Inverse Narrow Width Effect, Parallel Stacking, Body biasing, Stream cipher [1] INTRODUCTION Digital circuits operating in the sub-threshold region benefit from very low power consumption at the cost of speed. In the subthreshold region supply voltage (V dd ) less than the threshold voltage (V th ) of the transistor in such a technique the subthreshold leakage current of the device is used for necessary computation [1]. This result in high trans-conductance gain of the devices (thereby providing near ideal voltage transfer characteristics of the logic gates) and reduced gate input capacitance. Its impact on system design is an exponential reduction of power at the cost of reduced performance. There are various methods implemented to overcome this situation (to increase speed of the circuits). One of them is parallel stacking technique [2].In modern nanometer technologies the threshold voltage is lower at narrower widths due to the inverse-narrow-width effect [3]. the sub-threshold current may be higher at these narrow widths. So the performance can be improved (more current is produced) by replacing the large, single transistor with parallel transistors all sized at the sub-threshold optimum width. These optimum widths vary depending on the technology. Body biasing technique is used for altering the threshold voltage of mosfet and hence speed of the circuits can be increased or decreased. Forward biasing reduces the threshold voltages and thus increases the on currents of device. Reverse biasing raises the threshold voltages and thus reduce the subthreshold currents and saves power in standby mode. 2. TYPES OF ISOLATION There are different types of isolation like locos isolation (Older CMOS technologies and non-mos technologies commonly use locos isolation) and shallow trench isolation ( it is used in modern nanotechnology MOSFETs). Each of them has their own impact on threshold voltage variation. (a) (b) (c) Fig1. Three types of device structures and associated inversion depletion layer. (a)large-geometry MOSFET. (b) LOCOS gate MOSFET. (c) Trench isolated MOSFET [4] 2.1. Effect Of Locos Isolation:- Local Oxidation of Silicon (LOCOS) is the traditional isolation technique. In case of local oxide isolation (LOCOS) gate MOSFET, gate-induced depletion region to spreads outside the defined channel width as shown in Fig1.(b). This results in an increase of the total depletion charge in the bulk region above its expected value [4]
2 971 Where V th = V fb + Φ s + Q B C ox V fb is the flat-band voltage. φ s is the surface potential. C ox is the capacitance across the oxide. Q B is the depletion charge in the bulk. Due to narrow-width effect Q B increases by Q B as shown in Fig1.(b). This effect becomes more when channel width decreases, This results in increase of threshold voltage due to narrow-channel effect.[4] 2.2. Effect Of Trench Isolation:- Shallow trench isolation (STI) is an integrated circuit feature which prevents electrical leakage between adjacent semiconductor device components. STI is generally used on CMOS process technology nodes of 250nm and smaller. In the case of trench isolation devices, depletion layer cannot spread under the oxide isolation [Fig1(c)]. The overall gate capacitance (C T ) includes the sidewall capacitance (C F ) due to overlap of the gate with the isolation oxide. This increases the overall gate capacitance. Overall gate capacitance increases and is given by C T = C ox W + 2C F,. Hence, the overall V th reduces due to inverse narrow width effect [5][6] as shown. Fig.2 Threshold voltage vs width for PMOS transistor in 45nm But in case of buried channel trench isolated PMOS anomalous behavior [6] is shown where reduction of the width first decreases the threshold voltage until the width is 0.4 m. The width reduction below 0.4 m causes a sharp increase in Vth as shown Fig3. Variation of threshold voltage with gate width in the case of trench isolated buried channel P-MOSFET in 45nm In general when width of the transistor decreases we expect its current carrying capability also to decrease as shown Fig4. Current vs width for PMOS transistor in 90nm But transistors in modern nanometer CMOS technologies usually exhibit inverse narrow width effect when operating in the subthreshold region, this phenomenon results in higher than expected current at smaller widths as shown
3 972 Fig5. Current vs width for PMOS transistor in 45nm So from Fig5 we can see that current at lower widths is more than expected. Hence if we replace a transistor of width 2W with two parallel transistors of width W then overall current produced will be more and hence the speed of the circuit can be improved. Where W = minimum width of the MOSFET where we are getting more current than expected (if we consider same Fig3 plot for a 90nm technology then we will find that the curve between current and width will be linear. If we use this technique there won t be any difference rather it leads to area overhead. So this technique is best suited for modern nanometer technologies)in a CMOS circuit parallel stacking can be done only to PMOS or only NMOS or both NMOS and PMOS transistors the those configurations are called P-PTS, N-PTS, PN-PTS respectively Optimum With Of A Transistor At a given width we want the MOSFET to carry more current so that the propagation delay gets decreased. When the width of the transistors is increased or decreased the capacitance associated with it changes proportionally. So the delay can be minimized by increasing the (I/C) ratio. So we need to find out the width of the transistor where this ratio will be high. In 45nm technology the optimum widths of NMOS and PMOS are found to be 120nm.The optimum with value gets changed depending on the technology used. As discussed earlier in case of 90nm technology there is no inverse narrow width effect so the optimum width may varies. Fig6. Current-to-capacitance ratio against width for PMOS transistor in 45 nm Fig7. Layout comparison of nand gate using without and with parallel stacking technique From above comparison we can clearly observe area of the circuits increases using parallel stacking technique. But delay of the circuits gets improved and this method can be used in both above and below threshold region of operation. 3. BODY BIASING TECHNIQUE Body biasing techniques have been used to alter the MOS threshold voltage in order to either increase the speed or reduce leakage. Forward biasing reduces the threshold voltages and thus increases the on currents of device. Reverse biasing raises the threshold voltages and thus reduce the subthreshold currents and saves power in standby mode.
4 973 Fig8, a) General b) Swapped c) Tunable d) DTMOS Configuration body biasing body biasing Above figure shows various body biasing techniques applied to a inverter. In swapped body biasing (SBB), the devices do not effectively turn OFF and would thus dissipate power even when there is no useful work being performed. So we can go for DTMOS configuration, where the bulk of each transistor is tied to its gate. So the subthreshold current increases when the devices are turned ON and reduces these currents when the devices are in their OFF state. Sometime we need to perform our operation in both subthreshold and above threshold configuration. In that case we go for tunable body biasing. Here the controlling signals are generated through a multiplexer. SBB and DTMOS techniques are applicable only in subthreshold region of operation [7]. 4. PERFORMANCE ANALYSIS OF 9 STAGE RING OSCILLATOR USING PARALLEL STACKING (PS) AND BODY BIASING (BB) TECHNIQUE Oscillators are used for synchronizing computation in a digital system, timing the sampling in a data converter, carrier synthesis and LO in RF systems, etc... Fig9. Ring Oscillator Fig10. PN-PTS CMOS inverter So improving the performance of these oscillators at subthreshold operation is of prime importance. In our analysis we will be using a inverter consisting of large transistors with widths of 0.96 and 0.48µm for PMOS and NMOS transistors, respectively. A ring oscillator can be designed by connecting odd no of inverters as shown above. Since we are dealing with 45nm technology the optimum width of both NMOS and PMOS are found to be 120nm. So if we apply parallel stacking technique there will be 8 parallel stacks of PMOS transistor and 4 parallel stacks of NMOS transistor. In body biasing techniques SBB and DTMOS configurations are chosen. TABLE1: Ring oscillator frequency variation using parallel stacking Configuration/Voltage(V) STANDARD P-PTS N-PTS PN-PTS KHz 2110 KHz 1750 KHz 2900 KHz TABLE2: Ring oscillator frequency variation using body biasing Configuration/Voltage(V) DYNAMIC BODY BIASING SWAPPED BODY BIASING KHz 3164 KHz In N-PTS and P-PTS only NMOS and PMOS transistors are parallel stacked respectively. From the above table we can conclude that in Parallel configuration (i.e., PN-PTS) inverter is faster than the other configurations. In body biasing techniques swapped body biasing is faster than all. But when both of them are compared swapped body biasing is more efficient. Each of these techniques has their own limitations. For example using parallel stacking area overhead increases and by using swapped body biasing technique average power increases. So depending on our requirements we can use either of the techniques. 5. DESIGN OF64-BIT STREAM CIPHER USING PROPOSED TECHNIQUE Earlier we have seen that how current in the circuits can be increased by parallel stacking and body biasing technique. So now we can combine these two techniques in order to improve the speed of the circuits. Analysis of
5 bit stream cipher using standard, body biasing, parallel stacking and combination of these two techniques is shown below Fig11. Practical Stream Cipher Fig bit LFSR Symmetric cryptography is split into block ciphers and stream ciphers. Stream ciphers encrypt bits individually. This is achieved by adding a bit from a key stream to a plaintext bit. There are synchronous stream ciphers where the key stream depends only on the key and asynchronous ones where the key stream also depends on the cipher text. Most practical stream ciphers are synchronous ones. In general we use LFSR (Linear feedback shift registers) for generation of this key stream. So we will be applying the various design techniques discussed so far and will compare the delay and average power dissipation in each case. We have chosen a 64 bit lfsr as our design example. In order to get maximum test patterns generated the tap positions are chosen at 64,63,61,60 respectively. In the above fiqure12 each rectangle box is master slave flipflop with an initialization circuit. For sake of simplicity each circuit is initialized to be 1. Depending on this initialization circuit and the tap positions (initial state of the flipflops) test patterns are generated. Following circuitry is used for designing of each flipflop. While analyzing different techniques all the basic gates are designed using respective technique. For example when we are designing stream cipher using parallel stacking technique, then all the nand, inverter, or, xor gates are designed using parallel stacking technique. Similar is the case with body biasing. By using parallel stacking technique area Fig13. Master slave flipflop with initialization circuit Fig14. Waveform of 64 bit stream cipher Fig15. Layout of 64 bit stream cipher
6 975 In table 3 delay is calculated by taking difference between time at which output signal (rising/falling edge) is changing with respect to the corresponding change in input signal. Ideally we want the delay to be zero i.e. output signal should change immediately according to the change in input signal. But practically it doesn t happen and delay will be there. TABLE3: Delay and power analysis of stream cipher and other basic gates using various design techniques CIRCUIT (VDD=0.3) DESIGN TECHNIQUE DELAY AVERAGE POWER STATIC POWER IMPROVEMT IN DELAY Normal 9.99n 5.74p 0.71p INVERTER Body biasing(bb) 3.2n 8.4p 3.92p Parallel stacking(ps) 8.47n 12.34p 0.98p Combination of BB and PS 3.02n 25.66p 4.81p 70% Normal 47.31n 6.24p 0.26p NAND (2input) Body biasing(bb) 14.99n 8.75p 1.44p Parallel stacking(ps) 39.87n 17.15p 0.37p Combination of BB and PS 14.44n 21.06p 1.67p 70% Normal 166n 21.72p 2.8p XOR(2input) NOR (2input) STREAM CIPHER Body biasing(bb) 46.2n 38.27p 15p Parallel stacking(ps) 102.3n 60.03p 5.34p Combination of BB and PS 35.69n 83.45p 25p 79% Normal 6.28n 6.73p 1.4p Body biasing(bb) 2.04n 8.34p 7.84p Parallel stacking(ps) 5.59n 16.26p 1.97p Combination of BB and PS 1.92n 21.69p 9.62p 69% Normal 500n 5.84n 1.61n Body biasing(bb) 129.5n 14.9n 8.8n Parallel stacking(ps) 310.8n 18.2n 3.01n Combination of BB and PS 108.5n 25.3n 13.9n 78% 6. CONCLUSION Parallel stacking technique is one of the methods to improve the performance of the system in subthreshold operated circuits where the energy consumption should be minimum. Limitation of this technique is if the size of NMOS/PMOS transistors is more then there will be more number of parallel transistors so the area overhead will increase. Similarly body biasing technique can be used where there is no concern about power dissipation. A new technique has been proposed where speed of the circuits can be improved upto 70%. If area and power dissipation are not considered then this is one of the efficient techniques to increase speed of the circuits in subthreshold region. Any digital circuit can be designed using the Universal gates like NAND, NOR. By increasing the efficiency of these gates the overall performance of any circuit can be improved. By the proposed technique delay of the basic gates and stream cipher (designed by using these basic gates) has been improved by 70%. So depending on our requirement we can use any one of the above techniques. Using latest technology and newer design techniques further modification can be implemented. REFERENCES [1] Wang, A., Calhoun, B.H., and Chandrakasan, A.P.: Sub-threshold design for ultra low Power systems'(springer, 2006). [2] M. Muker and M. Shans, Designing digital subthreshold CMOS circuits using parallel transistor stacks, IET Electronics Letter, vol. 47,no.6, pp , March [3] Akers, L.A.: The inverse-narrow-width effect, IEEE Electron Device Lett., 1986, 7, (7), pp [4] Kaushik Roy, Saibal Mukhopadhyay, Hamid Mahmoodi-Meimand Leakage current mechanisms and leakage reduction techniques in deep Sub micrometer cmos circuits Proceedings of the IEEE, vol. 91, no. 2, February [5] Xinfu, L., Kheeyong, L., Zhihua, W., Zhibin, X., Yongping, D., Hao, N., Yanping, W., Yanping, S., Bin, T., Louis, L., Sally, C., Xing, Y., Feng, H., and Yang, S.: A study of inverse narrow width effect of 65nm low power CMOS technology. 9th Int. Conf. on Solid-State and Integrated-Circuit Technology, (ICSICT), Beijing, China, October 2008, pp [6] S. Chung and C.-T Li, An analytical threshold-voltage model of trench-isolated MOS devices with non uniformly doped substrates, IEEE Trans. Electron Devices, vol. 39, pp , Mar [7] Jabulani Nyathi; Sch. of EECS, Washington State Univ., Pullman, WA; Bero.B LOGIC CIRCUITS OPERATING IN SUBTHRESHOLD VOLTAGES Low Power Electronics and Design, ISLPED 06. Proceedings of the 200 International Symposiums.
Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More informationA gate sizing and transistor fingering strategy for
LETTER IEICE Electronics Express, Vol.9, No.19, 1550 1555 A gate sizing and transistor fingering strategy for subthreshold CMOS circuits Morteza Nabavi a) and Maitham Shams b) Department of Electronics,
More informationDesign and Implementation of Digital CMOS VLSI Circuits Using Dual Sub-Threshold Supply Voltages
RESEARCH ARTICLE OPEN ACCESS Design and Implementation of Digital CMOS VLSI Circuits Using Dual Sub-Threshold Supply Voltages A. Suvir Vikram *, Mrs. K. Srilakshmi ** And Mrs. Y. Syamala *** * M.Tech,
More informationSTATIC POWER OPTIMIZATION USING DUAL SUB-THRESHOLD SUPPLY VOLTAGES IN DIGITAL CMOS VLSI CIRCUITS
STATIC POWER OPTIMIZATION USING DUAL SUB-THRESHOLD SUPPLY VOLTAGES IN DIGITAL CMOS VLSI CIRCUITS Mrs. K. Srilakshmi 1, Mrs. Y. Syamala 2 and A. Suvir Vikram 3 1 Department of Electronics and Communication
More informationDesign and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications
ABSTRACT Design and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications Abhishek Sharma,Gunakesh Sharma,Shipra ishra.tech. Embedded system & VLSI Design NIT,Gwalior.P. India
More informationESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS
ESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS #1 MADDELA SURENDER-M.Tech Student #2 LOKULA BABITHA-Assistant Professor #3 U.GNANESHWARA CHARY-Assistant Professor Dept of ECE, B. V.Raju Institute
More informationLEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY
LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY B. DILIP 1, P. SURYA PRASAD 2 & R. S. G. BHAVANI 3 1&2 Dept. of ECE, MVGR college of Engineering,
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationLEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY
LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY Abhishek Sharma 1,Shipra Mishra 2 1 M.Tech. Embedded system & VLSI Design NITM,Gwalior M.P. India
More informationMinimizing the Sub Threshold Leakage for High Performance CMOS Circuits Using Stacked Sleep Technique
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 10, Number 3 (2017), pp. 323-335 International Research Publication House http://www.irphouse.com Minimizing the Sub Threshold Leakage
More informationDesign of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer
Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate
More informationCHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES
CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage
More informationRobust Ultra-Low Power Sub-threshold DTMOS Logic Λ
Robust Ultra-Low Power Sub-threshold DTMOS Logic Λ Hendrawan Soeleman, Kaushik Roy, and Bipul Paul Purdue University Department of Electrical and Computer Engineering West Lafayette, IN 797, USA fsoeleman,
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationA Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design
A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design Anu Tonk Department of Electronics Engineering, YMCA University, Faridabad, Haryana tonkanu.saroha@gmail.com Shilpa Goyal
More informationVariable Body Biasing Technique to Reduce Leakage Current in 4x4 DRAM in VLSI
Variable Body Biasing Technique to Reduce Leakage Current in 4x4 DRAM in VLSI A.Karthik 1, K.Manasa 2 Assistant Professor, Department of Electronics and Communication Engineering, Narsimha Reddy Engineering
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationCharacterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationLeakage Power Reduction in CMOS VLSI
Leakage Power Reduction in CMOS VLSI 1 Subrat Mahalik Department of ECE, Mallareddy Engineering College (Autonomous), Hyderabad, India 2 M. Bhanu Teja Department of ECE, Mallareddy Engineering College
More informationISSN:
343 Comparison of different design techniques of XOR & AND gate using EDA simulation tool RAZIA SULTANA 1, * JAGANNATH SAMANTA 1 M.TECH-STUDENT, ECE, Haldia Institute of Technology, Haldia, INDIA ECE,
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Mohd Shahid M.Tech Student Al-Habeeb College of Engineering and Technology. Abstract Arithmetic logic unit (ALU) is an
More informationComparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits
Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits P. S. Aswale M. E. VLSI & Embedded Systems Department of E & TC Engineering SITRC, Nashik,
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More informationDesign of High Performance Arithmetic and Logic Circuits in DSM Technology
Design of High Performance Arithmetic and Logic Circuits in DSM Technology Salendra.Govindarajulu 1, Dr.T.Jayachandra Prasad 2, N.Ramanjaneyulu 3 1 Associate Professor, ECE, RGMCET, Nandyal, JNTU, A.P.Email:
More informationOptimization of power in different circuits using MTCMOS Technique
Optimization of power in different circuits using MTCMOS Technique 1 G.Raghu Nandan Reddy, 2 T.V. Ananthalakshmi Department of ECE, SRM University Chennai. 1 Raghunandhan424@gmail.com, 2 ananthalakshmi.tv@ktr.srmuniv.ac.in
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationISSN:
1061 Area Leakage Power and delay Optimization BY Switched High V TH Logic UDAY PANWAR 1, KAVITA KHARE 2 12 Department of Electronics and Communication Engineering, MANIT, Bhopal 1 panwaruday1@gmail.com,
More information[Singh*, 5(3): March, 2016] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY COMPARISON OF GDI BASED D FLIP FLOP CIRCUITS USING 90NM AND 180NM TECHNOLOGY Gurwinder Singh*, Ramanjeet Singh ECE Department,
More informationSub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET
Microelectronics and Solid State Electronics 2013, 2(2): 24-28 DOI: 10.5923/j.msse.20130202.02 Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Keerti Kumar. K
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationTotal reduction of leakage power through combined effect of Sleep stack and variable body biasing technique
Total reduction of leakage power through combined effect of Sleep and variable body biasing technique Anjana R 1, Ajay kumar somkuwar 2 Abstract Leakage power consumption has become a major concern for
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationUltra Low Power VLSI Design: A Review
International Journal of Emerging Engineering Research and Technology Volume 4, Issue 3, March 2016, PP 11-18 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Ultra Low Power VLSI Design: A Review G.Bharathi
More informationDesign of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic
Design of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic Aneesha John 1, Charishma 2 PG student, Department of ECE, NMAMIT, Nitte, Karnataka, India 1 Assistant Professor, Department of ECE,
More informationA Tunable Body Biasing Scheme for Ultra-Low Power and High Speed CMOS Designs
1 A Tunable Body Biasing Scheme for Ultra-Low Power and High Speed CMOS Designs Jabulani Nyathi, Member, IEEE Brent Bero, Student, IEEE and Ryan McKinlay Student, IEEE Abstract Interest in VLSI subthreshold
More informationCOMPARISON AMONG DIFFERENT CMOS INVERTER WITH STACK KEEPER APPROACH IN VLSI DESIGN
Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com COMPARISON AMONG DIFFERENT INVERTER WITH STACK KEEPER APPROACH IN VLSI DESIGN HARSHVARDHAN UPADHYAY* ABHISHEK CHOUBEY**
More informationA HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY
A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY Jasbir kaur 1, Neeraj Singla 2 1 Assistant Professor, 2 PG Scholar Electronics and Communication
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationComparison of High Speed & Low Power Techniques GDI & McCMOS in Full Adder Design
International Conference on Multidisciplinary Research & Practice P a g e 625 Comparison of High Speed & Low Power Techniques & in Full Adder Design Shikha Sharma 1, ECE, Geetanjali Institute of Technical
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More information3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE
P a g e 80 Available online at http://arjournal.org APPLIED RESEARCH JOURNAL RESEARCH ARTICLE ISSN: 2423-4796 Applied Research Journal Vol. 3, Issue, 2, pp.80-86, February, 2017 COMPARATIVE STUDY ON SINGLE
More informationAnalysis of Low Power-High Speed Sense Amplifier in Submicron Technology
Voltage IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 02, 2014 ISSN (online): 2321-0613 Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology Sunil
More informationDesign of Ultra-Low Power PMOS and NMOS for Nano Scale VLSI Circuits
Circuits and Systems, 2015, 6, 60-69 Published Online March 2015 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2015.63007 Design of Ultra-Low Power PMOS and NMOS for Nano Scale
More informationDesigning and Simulation of Full Adder Cell using Self Reverse Biasing Technique
Designing and Simulation of Full Adder Cell using Self Reverse Biasing Technique Chandni jain 1, Shipra mishra 2 1 M.tech. Embedded system & VLSI Design NITM,Gwalior M.P. India 474001 2 Asst Prof. EC Dept.,
More informationAn Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique with Minimum Leakage
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (1): 44-48 Research Article ISSN: 2394-658X An Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique
More informationPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationTemperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits
Microelectronics Journal 39 (2008) 1714 1727 www.elsevier.com/locate/mejo Temperature-adaptive voltage tuning for enhanced energy efficiency in ultra-low-voltage circuits Ranjith Kumar, Volkan Kursun Department
More informationZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT
ZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT Kaushal Kumar Nigam 1, Ashok Tiwari 2 Department of Electronics Sciences, University of Delhi, New Delhi 110005, India 1 Department of Electronic
More informationDESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.
http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.
More informationLeakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique
Leakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique Anjana R 1 and Ajay K Somkuwar 2 Assistant Professor, Department of Electronics and Communication, Dr. K.N. Modi University,
More informationNovel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology
Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology 1 Mahesha NB #1 #1 Lecturer Department of Electronics & Communication Engineering, Rai Technology University nbmahesh512@gmail.com
More informationAn Overview of Static Power Dissipation
An Overview of Static Power Dissipation Jayanth Srinivasan 1 Introduction Power consumption is an increasingly important issue in general purpose processors, particularly in the mobile computing segment.
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationDesign of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits
Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits Dr. Saravanan Savadipalayam Venkatachalam Principal and Professor, Department of Mechanical
More information1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications
1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using
More informationEEC 216 Lecture #8: Leakage. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #8: Leakage Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: Low Power Interconnect Finish Lecture 7 Leakage Mechanisms Circuit Styles for Low Leakage
More informationA Novel Low-Power Scan Design Technique Using Supply Gating
A Novel Low-Power Scan Design Technique Using Supply Gating S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, D. Ghosh, and K. Roy School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationImplementation of dual stack technique for reducing leakage and dynamic power
Implementation of dual stack technique for reducing leakage and dynamic power Citation: Swarna, KSV, Raju Y, David Solomon and S, Prasanna 2014, Implementation of dual stack technique for reducing leakage
More informationDual Threshold Voltage Design for Low Power VLSI Circuits
Dual Threshold Voltage Design for Low Power VLSI Circuits Sampangi Venkata Suresh M.Tech, Santhiram Engineering College, Nandyal. ABSTRACT: The high growth of the semiconductor trade over the past twenty
More informationEnhancement of Design Quality for an 8-bit ALU
ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an
More informationComparison of Power Dissipation in inverter using SVL Techniques
Comparison of Power Dissipation in inverter using SVL Techniques K. Kalai Selvi Assistant Professor, Dept. of Electronics & Communication Engineering, Government College of Engineering, Tirunelveli, India
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationReduction Of Leakage Current And Power In CMOS Circuits Using Stack Technique
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Reduction Of Leakage Current And Power In CMOS Circuits Using Stack Technique Mansi Gangele 1, K.Pitambar Patra 2 *(Department Of
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationUNIT-1 Fundamentals of Low Power VLSI Design
UNIT-1 Fundamentals of Low Power VLSI Design Need for Low Power Circuit Design: The increasing prominence of portable systems and the need to limit power consumption (and hence, heat dissipation) in very-high
More informationDesign of Single Phase Continuous Clock Signal Set D-FF for Ultra Low Power VLSI Applications
Design of Single Phase Continuous Clock Signal Set D-FF for Ultra Low Power VLSI Applications K. Kavitha MTech VLSI Design Department of ECE Narsimha Reddy Engineering College JNTU, Hyderabad, INDIA K.
More informationA Novel Approach for High Speed and Low Power 4-Bit Multiplier
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 3 (Nov. - Dec. 2012), PP 13-26 A Novel Approach for High Speed and Low Power 4-Bit Multiplier
More informationComparison of Leakage Power Reduction Techniques in 65nm Technologies
Comparison of Leakage Power Reduction Techniques in Technologies Vikas inghai aima Ayyub Paresh Rawat ABTRACT The rapid progress in semiconductor technology have led the feature sizes of transistor to
More informationA Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI) Mahendra Kumar Lariya 1, D. K. Mishra 2 1 M.Tech, Electronics and instrumentation Engineering, Shri G. S. Institute of Technology
More informationPROCESS and environment parameter variations in scaled
1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar
More information4 principal of JNTU college of Eng., JNTUH, Kukatpally, Hyderabad, A.P, INDIA
Efficient Power Management Technique for Deep-Submicron Circuits P.Sreenivasulu 1, Ch.Aruna 2 Dr. K.Srinivasa Rao 3, Dr. A.Vinaya babu 4 1 Research Scholar, ECE Department, JNTU Kakinada, A.P, INDIA. 2
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationDouble Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates
Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates R Ravikumar Department of Micro and Nano Electronics, VIT University, Vellore, India ravi10ee052@hotmail.com
More informationDesign of 45 nm Fully Depleted Double Gate SOI MOSFET
Design of 45 nm Fully Depleted Double Gate SOI MOSFET 1. Mini Bhartia, 2. Shrutika. Satyanarayana, 3. Arun Kumar Chatterjee 1,2,3. Thapar University, Patiala Abstract Advanced MOSFETS such as Fully Depleted
More informationInternational Journal of Innovative Research in Technology, Science and Engineering (IJIRTSE) Volume 1, Issue 1.
Standard Cell Design with Low Leakage Using Gate Length Biasing in Cadence Virtuoso and ALU Using Power Gating Sleep Transistor Technique in Soc Encounter Priyanka Mehra M.tech, VLSI Design SRM University,
More informationPerformance Analysis of Novel Domino XNOR Gate in Sub 45nm CMOS Technology
Performance Analysis of Novel Domino Gate in Sub 45nm CMOS Technology AMIT KUMAR PANDEY, RAM AWADH MISHRA, RAJENDRA KUMAR NAGARIA Department of Electronics and Communication Engineering MNNIT Allahabad-211004
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationThe Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator
The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator A. T. Fathima Thuslim Department of Electronics and communication Engineering St. Peters University, Avadi, Chennai, India Abstract: Single
More informationThe Effect of Threshold Voltages on the Soft Error Rate. - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin
The Effect of Threshold Voltages on the Soft Error Rate - V Degalahal, N Rajaram, N Vijaykrishnan, Y Xie, MJ Irwin Outline Introduction Soft Errors High Threshold ( V t ) Charge Creation Logic Attenuation
More informationHigh Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
RESEARCH ARTICLE OPEN ACCESS High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach M.Sahithi Priyanka 1, G.Manikanta 2, K.Bhaskar 3, A.Ganesh 4, V.Swetha 5 1. Student of Lendi
More informationHigh-Performance of Domino Logic Circuit for Wide Fan-In Gates Using Mentor Graphics Tools
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 06-15 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org High-Performance of Domino Logic
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2
LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2 1 M.Tech Student, Amity School of Engineering & Technology, India 2 Assistant Professor, Amity School of Engineering
More informationLeakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-130nm CMOS Technologies
Leakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-30nm CMOS Technologies Bhaskar Chatterjee, Manoj Sachdev Ram Krishnamurthy * Department of Electrical and Computer
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationAn Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS
More informationPERFORMANCE ANALYSIS ON VARIOUS LOW POWER CMOS DIGITAL DESIGN TECHNIQUES
PERFORMANCE ANALYSIS ON VARIOUS LOW POWER CMOS DIGITAL DESIGN TECHNIQUES R. C Ismail, S. A. Z Murad and M. N. M Isa School of Microelectronic Engineering, Universiti Malaysia Perlis, Arau, Perlis, Malaysia
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationMinimization of 34T Full Subtractor Parameters Using MTCMOS Technique
Minimization of 34T Full Subtractor Parameters Using MTCMOS Technique Mohammad Mudassir 1, Vishwas Mishra 2 and Amit Kumar 3 1 Research Scholar, M.Tech RF and Microwave, SITE, SVSU, Meerut (UP) INDIA,
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationPower Efficient D Flip Flop Circuit Using MTCMOS Technique in Deep Submicron Technology
Efficient D lip lop Circuit Using MTCMOS Technique in Deep Submicron Technology Abhijit Asthana PG Scholar in VLSI Design at ITM, Gwalior Prof. Shyam Akashe Coordinator of PG Programmes in VLSI Design,
More informationPerformance Analysis of Vertical Slit Field Effect Transistor
Performance Analysis of Vertical Slit Field Effect Transistor Tarun Chaudhary 1 Gargi Khanna 2 1,2 Electronics and Communication Engineering Department National Institute of Technology, Hamirpur, (HP),
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationA NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS
http:// A NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS Ruchiyata Singh 1, A.S.M. Tripathi 2 1,2 Department of Electronics and Communication Engineering, Mangalayatan University
More informationAarthi.P, Suresh Kumar.R, Muniraj N. J. R, International Journal of Advance Research, Ideas and Innovations in Technology.
ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue6) Available online at www.ijariit.com Implementation of Pull-Up/Pull-Down Network for Energy Optimization in Full Adder Circuit P. Aarthi Assistant
More information