Laser attacks on integrated circuits: from CMOS to FD-SOI
|
|
- Adele Brooks
- 6 years ago
- Views:
Transcription
1 DTIS th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Laser attacks on integrated circuits: from CMOS to FD-SOI J.-M. Dutertre 1, S. De Castro 1, A. Sarafianos 2, N. Boher 3, B. Rouzeyre 4, M. Lisart 2, J. Damiens 3, P. Candelier 3, M.-L. Flottes 4, D. Di Natale 4 May 7 th 2014 Santorini Greece 1: ENSM.SE - Centre Microélectronique de Provence, Gardanne, France, name@emse.fr 2, 3: STMicroelectronics, Rousset 2 / Crolles 3, France, firstname.name@st.com 4: LIRMM (CNRS UMR N5506), Montpellier, France, name@lirmm.fr
2 I. Introduction Outline Laser attacks on secure circuits Fault injection mechanism Modeling laser effects on ICs: from CMOS to FDSOI II. Modeling laser attacks on CMOS ICs Methodology / Measurement based electrical model Obtained results III. Modeling laser attacks on FD-SOI ICs FD-SOI structure / first results IV. Conclusion and perspectives 2 / 26
3 I. Introduction! Laser attacks on secure circuits " Secure circuit " Laser attack: active hardware attack Distortion of the chip environmental conditions (active perturbation) => bypass security features (security fuse, code alteration, etc.) => extract information (Differential Fault Attack) Keys / Private data Faulted ciphertext 3 / 26
4 I. Introduction! Fault injection mechanism " Photoelectric effect: photon energy > silicon band gap Laser Drain ( Gnd ) N + diffusion Space charge region P substrate (Gnd) 4 / 26
5 I. Introduction! Fault injection mechanism " Photoelectric effect: photon energy > silicon band gap Drain ( V DD ) E N + diffusion Space charge region P substrate (Gnd) 4 / 26
6 I. Introduction! Fault injection mechanism " Photoelectric effect: photon energy > silicon band gap Laser Drain ( V DD ) E N + diffusion Space charge region P substrate (Gnd) 4 / 26
7 I. Introduction! Fault injection mechanism " Photoelectric effect: photon energy > silicon band gap Laser Drain ( V DD ) Current (ma) Photocurrent transient Current peak E N + diffusion Space charge region P substrate (Gnd) Drfift current Sensitive area: reverse biased PN junction Time (ns) 4 / 26
8 I. Introduction! Fault injection mechanism (cont.) " Photocurrent => voltage transient (SET) in 0 Metal 1 MOS gate out 1 C " to Gnd to Vdd P+ N+ N+ P+ P+ N+ NMOS PMOS N well P substrate laser beam Sensitive area: reverse biased PN junction (drain of the off transistor) 5 / 26
9 I. Introduction! Fault injection mechanism (cont.) " Photocurrent => voltage transient (SET) in 0 Metal 1 MOS gate out 1 C " to Gnd to Vdd P+ N+ N+ P+ P+ N+ NMOS PMOS N well P substrate laser beam Sensitive area: reverse biased PN junction (drain of the off transistor) 5 / 26
10 I. Introduction! Fault injection mechanism (cont.) " Photocurrent => voltage transient (SET) in 0 Metal 1 MOS gate out 1 => 0 C " to Gnd to Vdd P+ N+ N+ P+ P+ N+ NMOS PMOS N well P substrate laser beam Sensitive area: reverse biased PN junction (drain of the off transistor) 5 / 26
11 I. Introduction! Fault injection mechanism (cont.) " Photocurrent => voltage transient (SET) in 0 Metal 1 MOS gate out 1 => 0 C " to Gnd to Vdd P+ N+ N+ P+ P+ N+ NMOS PMOS N well P substrate Sensitive area: reverse biased PN junction (drain of the off transistor) 5 / 26
12 I. Introduction! Fault injection mechanism (cont.) " Photocurrent => voltage transient (SET) in 0 Metal 1 MOS gate out 1 C " to Gnd to Vdd P+ N+ N+ P+ P+ N+ NMOS PMOS N well P substrate Sensitive area: reverse biased PN junction (drain of the off transistor) 5 / 26
13 I. Introduction! Fault injection mechanism (cont.) " Single Event Transient (SET) Target: logic Laser shot voltage transient IN 6 / 26
14 I. Introduction! Fault injection mechanism (cont.) " Single Event Transient (SET) Target: logic Laser shot voltage transient IN fault Actual fault injection depends on: the injection timing, the voltage transient duration. 6 / 26
15 I. Introduction! Fault injection mechanism (cont.) " Single Event Upset (SEU) Target: memory cells (SRAM, Dff) 1 0 OFF ON OFF ON OFF ON = 1 (state 1) OFF ON 1 sensitive areas in state 1 (data dependent) 7 / 26
16 I. Introduction! Fault injection mechanism (cont.) " Single Event Upset (SEU) Target: memory cells (SRAM, Dff) 1 0 => 1 OFF ON OFF ON OFF ON = 1 (state 1) OFF ON 1 sensitive areas in state 1 (data dependent) 7 / 26
17 I. Introduction! Fault injection mechanism (cont.) " Single Event Upset (SEU) Target: memory cells (SRAM, Dff) 1 0 => 1 OFF ON OFF ON OFF ON = 1 (state 1) OFF ON 1 => 0 sensitive areas in state 1 (data dependent) 7 / 26
18 I. Introduction! Fault injection mechanism (cont.) " Single Event Upset (SEU) Target: memory cells (SRAM, Dff) 1 0 => 1 1 OFF ON OFF ON OFF ON = 10 (state 1) 0) OFF ON 1 => 0 0 sensitive areas in state 1 (data dependent) 7 / 26
19 I. Introduction! Fault injection mechanism (cont.) " Single Event Upset (SEU) Target: memory cells (SRAM, Dff) 1 0 => 1 1 OFF ON OFF ON OFF ON = 10 (state 1) 0) OFF ON 1 => 0 0 sensitive areas in state 1 (data dependent) sensitive areas in state 0 (data dependent) 7 / 26
20 I. Introduction! Modeling laser effects on ICs " 2D/3D physical simulation - radiation community TCAD Accurate but requires: long calculation time, knowledge of the process. " Electrical simulation using spice-like simulators Photocurrent generation modeled with a current source Current (ma) Less accurate: short calculation time, topology not considered. Time (ns) 8 / 26
21 I. Introduction! Modeling laser effects on ICs " Our work previous collaborations and LIESSE project Building an electrical model of laser attacks on CMOS ICs: on experimental basis, that takes into account the target topology (laser sensitivity maps). Building an electrical model of laser attacks on FD-SOI ICs: an emerging technology, expected to be less sensitive to laser attacks, first results. Studying laser sensitivity at design time 9 / 26
22 II. Modeling laser attacks on CMOS ICs! Methodology " CMOS structure nmos pmos B (gnd) S G D D G S B (Vdd) P+ P substrate N+ N+ (1) P+ P+ N+ (2) (3) Nwell PN junctions laser sensitive places: 3 types (1), (2), (3) 10 / 26
23 II. Modeling laser attacks on CMOS ICs! Methodology " CMOS structure nmos pmos B (gnd) S G D D G S B (Vdd) P+ N+ N+ P+ P+ N+ (a) (b) Nwell P substrate (c) Parasitic bipolar transistors: 3 types (a), (b), (c) 10 / 26
24 II. Modeling laser attacks on CMOS ICs! Methodology (cont.) " NMOS electrical model Gate Drain Source Psub Psub N+ model npn model Psub N+ model B RC1 RC2 RB RB C B B2 RB2 PN junction and parasitic npn models tuned according real experiments 11 / 26
25 ! Methodology (cont.) II. Modeling laser attacks on CMOS ICs " Photocurrent model: voltage controlled current source I ph (t) = [ a(p).v r + b(p) ]. A. α topology. ω thick. Ω shape (t) P laser power V r junction reverse voltage A junction area α topology models the influence of the topology (i.e. laser shot to junction distance) ω thick silicon thickness (backside injection) Ω shape (t) current pulse shaping Model s parameters tuned experimentally 12 / 26
26 II. Modeling laser attacks on CMOS ICs! Measurement based electrical model " Experimental setup CMOS 90nm Wavelength: 1064nm (IR) Spot size: 1µm, 5µm, 20µm Pulse width: 50ns 30µs Power: up to 3W Backside injection 13 / 26
27 II. Modeling laser attacks on CMOS ICs! Measurement based electrical model (cont.) " Laser induced photocurrent peak amplitude, PsubN+ junction 12 x 10 3 Photocurrent [A] W 0.420W 1.25W a(p).v r + b(p) Reverse voltage [V] 14 / 26
28 II. Modeling laser attacks on CMOS ICs! Measurement based electrical model (cont.) " Topology photocurrent peak amplitude vs. laser shot distance to junction s centre 1 Spatial dependence [%] x 20x 5x α topology Distance [µm] 15 / 26
29 ! Obtained results II. Modeling laser attacks on CMOS ICs " Laser-induced transient currents in an NMOS transistor Laser pulse: 20µs, power: 1.25W, V drain =1.2V, V gate = V source =V bulk = 0V Measurements: Electrical simulation: 16 / 26
30 ! Obtained results (cont.) II. Modeling laser attacks on CMOS ICs " Laser fault sensitivity map of an SRAM cell CMOS 0,25µm Measurements: Electrical simulation: -9 Bit Set fault Bit Reset fault -9 Bit Reset fault Bit Set fault Y (µm) -5 Y (µm) X (µm) X (µm) / 26
31 III. Modeling laser attacks on FD-SOI ICs! Methodology " FD-SOI structure, 28nm Fully Depleted Silicon on Insulator G NMOS G gnd B (gnd) S D D S B (Vdd) P+ STI P+ N+ N+ P+ P+ box box STI STI STI STI N+ Pwell Nwell P substrate P+ type Si P type Si P substrate gate N+ type Si N type Si Insulator (STI or box or gate oxide) 18 / 26
32 III. Modeling laser attacks on FD-SOI ICs! Methodology " FD-SOI structure, 28nm Fully Depleted Silicon on Insulator G NMOS G gnd P+ STI B (gnd) P+ S D D Intrinsic Ssilicon B (Vdd) channel (less N+ N+ P+ P+ box box STI STI STI STI N+ Pwell than 10nm thick) Nwell smaller charge collection volume lower laser sensitivity? P substrate Isolation box (less than 30nm thick) P+ type Si P type Si P substrate gate N+ type Si N type Si Insulator (STI or box or gate oxide) 18 / 26
33 ! Methodology (cont.) " FD-SOI structure laser sensitive places III. Modeling laser attacks on FD-SOI ICs G G gnd B (gnd) S D D S B (Vdd) P+ STI P+ N+ N+ P+ P+ box box STI STI STI STI N+ Pwell Nwell P substrate (1) PN junctions laser sensitive places: 1 type Parasitic bipolar transistors: none (1) 19 / 26
34 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI " Psubstrate-Nwell junction 2.5 V r =1V, P laser =285mW W 855mW 570mW 285mW Photocurrent [ma] Reverse voltage [V] 20 / 26
35 0.25 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI " Psubstrate-Nwell junction V r =1V, P laser =285mW 0.2 Photocurrent [ma] Distance [µm] 20 / 26
36 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI (cont.) " Laser-induced NMOS drain current (transistors #1 and #2) transistor #1 27µA Photocurrent [µa] transistor #2 8µA Distance [µm] Thick-oxide FD-SOI NMOS in OFF state, photocurrent amplitude vs. distance 21 / 26
37 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI (cont.) " Laser-induced NMOS drain current (transistors #1 and #2) transistor #1 27µA Photocurrent [µa] transistor #2 8µA Distance [µm] Similar settings for CMOS 90nm: 5-6mA drain current?! 22 / 26
38 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI (cont.) " Laser-induced NMOS drain current - laser spot s size: 5µm transistor #1 27µA Photocurrent [µa] µA transistor #2 ~ 4µm Distance [µm] 4µm to halve the photocurrent pulse amplitude box s isolation effect Similar settings for CMOS 90nm: more than 100µm! 23 / 26
39 III. Modeling laser attacks on FD-SOI ICs! Measurement of laser effect on FD-SOI (cont.) " FD-SOI laser sensitivity: first results One PN junction (Psub-Nwell): similar behavior (as expected) Laser-induced currents in NMOS: drain current is 2 order of magnitude lower less topology dependence: 4µm vs. ~100µm (box and STI isolation) FD-SOI: a lower laser sensitivity may be expected wrt. CMOS To be confirmed 24 / 26
40 IV. Conclusion! Laser attacks on ICs: electrical model CMOS: 1 st achievement: simulation based sensitivity maps FD-SOI: first results, lower laser-induced fault sensitivity?! Perspectives " Complete electrical model of FD-SOI transistors " Incoming test chips: both 28nm CMOS and FD-SOI 25 / 26
41 IV. Conclusion Thank you for your attention LIESSE project - Laser-Induced fault Effects in Security-dedicated circuits Funded by 26 / 26
IOLTS th IEEE International On-Line Testing Symposium
IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle
More informationImproving the ability of bulk built-in current sensors to detect Single Event Effects by using triple-well CMOS
ESREF 2014 25th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis Improving the ability of bulk built-in current sensors to detect Single Event Effects by using triple-well
More informationFigure of merits of 28nm Si technologies for implementing laser attack resistant security dedicated. circuits
Figure of merits of 28nm Si technologies for implementing laser attack resistant security dedicated circuits Stephan De Castro, Jean-Max Dutertre, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre
More informationElectrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation
Electrical model of an NMOS body biased structure in triple-well technology under photoelectric laser stimulation N Borrel, C Champeix, M Lisart, A Sarafianos, E Kussener, W Rahajandraibe, Jean-Max Dutertre
More informationBuilding the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology
Building the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology Alexandre Sarafianos, Olivier Gagliano, Valérie Serradeil, Mathieu Lisart, Jean-Max
More informationPicosecond Laser Stimulation status, applications & challenges
Picosecond Laser Stimulation status, applications & challenges Vincent POUGET IMS, University of Bordeaux, Talence, France Laboratoire de l Intégration, du Matériau au Système CNRS UMR 5218 Outline Picosecond
More informationBuilding the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology
Building the electrical model of the pulsed photoelectric laser stimulation of an NMOS transistor in 90nm technology A Sarafianos, R Llido, O Gagliano, V Serradeil, Mathieu Lisart, V. Goubier, Jean-Max
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationLaser tests of Wide Band Gap power devices. Using Two photon absorption process
Laser tests of Wide Band Gap power devices Using Two photon absorption process Frederic Darracq Associate professor IMS, CNRS UMR5218, Université Bordeaux, 33405 Talence, France 1 Outline Two-Photon absorption
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationSimulation of High Resistivity (CMOS) Pixels
Simulation of High Resistivity (CMOS) Pixels Stefan Lauxtermann, Kadri Vural Sensor Creations Inc. AIDA-2020 CMOS Simulation Workshop May 13 th 2016 OUTLINE 1. Definition of High Resistivity Pixel Also
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationCHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM
131 CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM 7.1 INTRODUCTION Semiconductor memories are moving towards higher levels of integration. This increase in integration is achieved through reduction
More informationNumerical models of MOS devices and modelling methodology of physical effects in IC substrates.
Numerical models of MOS devices and modelling methodology of physical effects in IC substrates. T. Krupkina, D. Rodionov, A. Nikolaev. Moscow State Institute of Electronic Technics (Technical University)
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationInfluence of triple-well technology on laser fault injection and laser sensor efficiency
Influence of triple-well technology on laser fault injection and laser sensor efficiency Nicolas Borrel, Clément Champeix, Edith Kussener, Wenceslas Rahajandraibe, M. Lisart, Alexandre Sarafianos, Jean-Max
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationThe 20th Microelectronics Workshop Development status of SOI ASIC / FPGA
The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA Oct. 30th 2007 Electronic, Mechanical Components and Materials Engineering Group, JAXA H.Shindou Background In 2003, critical EEE
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationPower dissipation in CMOS
DC Current in For V IN < V TN, N O is cut off and I DD = 0. For V TN < V IN < V DD /2, N O is saturated. For V DD /2 < V IN < V DD +V TP, P O is saturated. For V IN > V DD + V TP, P O is cut off and I
More informationReliability of deep submicron MOSFETs
Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature
More informationDesignofaRad-HardLibraryof DigitalCellsforSpaceApplications
DesignofaRad-HardLibraryof DigitalCellsforSpaceApplications Alberto Stabile, Valentino Liberali and Cristiano Calligaro stabile@dti.unimi.it, liberali@dti.unimi.it, c.calligaro@redcatdevices.it Department
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationFirst Results of 0.15µm CMOS SOI Pixel Detector
First Results of 0.15µm CMOS SOI Pixel Detector Y. Arai, M. Hazumi, Y. Ikegami, T. Kohriki, O. Tajima, S. Terada, T. Tsuboyama, Y. Unno, H. Ushiroda IPNS, High Energy Accelerator Reserach Organization
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 MOS Transistor Theory Study conducting channel between
More informationDesign and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter
I J E E E C International Journal of Electrical, Electronics ISSN No. (Online): 2277-2626 and Computer Engineering 3(2): 138-143(2014) Design and Performance Analysis of SOI and Conventional MOSFET based
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationMonolithic Pixel Detector in a 0.15µm SOI Technology
Monolithic Pixel Detector in a 0.15µm SOI Technology 2006 IEEE Nuclear Science Symposium, San Diego, California, Nov. 1, 2006 Yasuo Arai (KEK) KEK Detector Technology Project : [SOIPIX Group] Y. Arai Y.
More informationActive Pixel Sensors Fabricated in a Standard 0.18 um CMOS Technology
Active Pixel Sensors Fabricated in a Standard.18 um CMOS Technology Hui Tian, Xinqiao Liu, SukHwan Lim, Stuart Kleinfelder, and Abbas El Gamal Information Systems Laboratory, Stanford University Stanford,
More informationThe Influence of the Distance between the Strike Location and the Drain on 90nm Dual-Well Bulk CMOS
International Conference on Mathematics, Modelling, Simulation and Algorithms (MMSA 8) The Influence of the Distance between the Strike Location and the Drain on 9nm Dual-Well Bulk CMOS Qiqi Wen and Wanting
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More information1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1
Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationChristian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1
Semiconductor Device & Analysis Center Berlin University of Technology Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices Christian.Boit@TU-Berlin.DE 1 Semiconductor Device
More informationLayout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.
Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationDue to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible
A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin
More informationFundamentals of CMOS Image Sensors
CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations
More informationESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology
ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology Chih-Ting Yeh (1, 2) and Ming-Dou Ker (1, 3) (1) Department
More informationLaboratory #5 BJT Basics and MOSFET Basics
Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments
More informationITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections
ITT Technical Institute ET215 Devices 1 Unit 8 Chapter 4, Sections 4.4 4.5 Chapter 4 Section 4.4 MOSFET Characteristics A Metal-Oxide semiconductor field-effect transistor is the other major category of
More informationEVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS
EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture
More informationLC 2 MOS Quad SPST Switches ADG441/ADG442/ADG444
LC 2 MOS Quad SPST Switches ADG441/ADG442/ADG444 FEATURES 44 V supply maximum ratings VSS to VDD analog signal range Low on resistance (
More informationElectrostatic Discharge and Latch-Up
Connexions module: m1031 1 Electrostatic Discharge and Latch-Up Version 2.10: Jul 3, 2003 12:00 am GMT-5 Bill Wilson This work is produced by The Connexions Project and licensed under the Creative Commons
More informationPhysics 160 Lecture 11. R. Johnson May 4, 2015
Physics 160 Lecture 11 R. Johnson May 4, 2015 Two Solutions to the Miller Effect Putting a matching resistor on the collector of Q 1 would be a big mistake, as it would give no benefit and would produce
More informationCMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology
CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard
More informationNew fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic
New fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic Outline Short history of MAPS development at IPHC Results from TowerJazz CIS test sensor Ultra-thin
More informationEEC 216 Lecture #8: Leakage. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #8: Leakage Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: Low Power Interconnect Finish Lecture 7 Leakage Mechanisms Circuit Styles for Low Leakage
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationA BICS Design to Detect Soft Error in CMOS SRAM
A BICS Design to Detect Soft Error in CMOS SRAM N.M.Sivamangai 1, Dr. K. Gunavathi 2, P. Balakrishnan 3 1 Lecturer, 2 Professor, 3 M.E. Student Department of Electronics and Communication Engineering,
More informationon-chip Design for LAr Front-end Readout
Silicon-on on-sapphire (SOS) Technology and the Link-on on-chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern
More informationElectrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor
Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor Antonio Oblea: McNair Scholar Dr. Stephen Parke: Faculty Mentor Electrical Engineering As an independent double-gate, silicon-on-insulator
More informationDevice design methodology to optimize low-frequency Noise in advanced SOI CMOS technology
Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology Prem Prakash Satpathy*, Dr. VijayNath**, Abhinandan Jain*** *Lecturer, Dept. of ECE, Cambridge Institute of Technology,
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationSilicon Avalanche Photodetectors Fabricated With Standard CMOS/BiCMOS Technology Myung-Jae Lee
Silicon Avalanche Photodetectors Fabricated With Standard CMOS/BiCMOS Technology Myung-Jae Lee The Graduate School Yonsei University Department of Electrical and Electronic Engineering Silicon Avalanche
More informationLecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1
Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1 LECTURE 190 CMOS TECHNOLOGY-COMPATIBLE DEVICES (READING: Text-Sec. 2.9) INTRODUCTION Objective The objective of this presentation is
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationIntegrated Circuit Amplifiers. Comparison of MOSFETs and BJTs
Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )
More informationHigh Voltage Operational Amplifiers in SOI Technology
High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationMethod for Qcrit Measurement in Bulk CMOS Using a Switched Capacitor Circuit
Method for Qcrit Measurement in Bulk CMOS Using a Switched Capacitor Circuit John Keane Alan Drake AJ KleinOsowski Ethan H. Cannon * Fadi Gebara Chris Kim jkeane@ece.umn.edu adrake@us.ibm.com ajko@us.ibm.com
More information! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! Standard Cells. ! CMOS Process Enhancements
EE 570: igital Integrated Circuits and VLI Fundamentals Lec 3: January 18, 2018 MO Fabrication pt. 2: esign Rules and Layout Lecture Outline! MO evice Layout! Inverter Layout! Gate Layout and tick iagrams!
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:
More informationLecture Integrated circuits era
Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationSouthern Methodist University Dallas, TX, Southern Methodist University Dallas, TX, 75275
Single Event Effects in a 0.25 µm Silicon-On-Sapphire CMOS Technology Wickham Chen 1, Tiankuan Liu 2, Ping Gui 1, Annie C. Xiang 2, Cheng-AnYang 2, Junheng Zhang 1, Peiqing Zhu 1, Jingbo Ye 2, and Ryszard
More informationWhen Failure Analysis Meets Side-Channel Attacks
When Failure Analysis Meets Side-Channel Attacks Jérôme DI-BATTISTA (THALES), Jean-Christophe COURREGE (THALES), Bruno ROUZEYRE (LIRMM), Lionel TORRES (LIRMM), Philippe PERDU (CNES) Outline Introduction
More informationMeasurement and modelling of specific behaviors in 28nm FD SOI UTBB MOSFETs of importance for analog / RF amplifiers
Measurement and modelling of specific behaviors in 28nm FD SOI UTBB MOSFETs of importance for analog / RF amplifiers Denis Flandre, Valeriya Kilchytska, Cecilia Gimeno, David Bol, Babak Kazemi Esfeh, Jean-Pierre
More informationHigher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia
Advanced Materials Research Online: 2013-07-31 ISSN: 1662-8985, Vols. 718-720, pp 750-755 doi:10.4028/www.scientific.net/amr.718-720.750 2013 Trans Tech Publications, Switzerland Hardware-Software Subsystem
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationLocal and Direct EM Injection of Power into CMOS Integrated Circuits.
Local and Direct EM Injection of Power into CMOS Integrated Circuits. F. Poucheret 1,4, K.Tobich 2, M.Lisart 2,L.Chusseau 3, B.Robisson 4, P. Maurine 1 LIRMM Montpellier 1 ST Microelectronics Rousset 2
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationInspector Data Sheet. EM-FI Transient Probe. High speed pulsed EM fault injection probe for localized glitches. Riscure EM-FI Transient Probe 1/8
Inspector Data Sheet EM-FI Transient Probe High speed pulsed EM fault injection probe for localized glitches. Riscure EM-FI Transient Probe 1/8 Introduction With increasingly challenging chip packages
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationECEN474: (Analog) VLSI Circuit Design Fall 2011
ECEN474: (Analog) VLSI Circuit Design Fall 2011 Lecture 1: Introduction Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Analog Circuit Sequence 326 2 Why is Analog Important? [Silva]
More informationAn Analytical model of the Bulk-DTMOS transistor
Journal of Electron Devices, Vol. 8, 2010, pp. 329-338 JED [ISSN: 1682-3427 ] Journal of Electron Devices www.jeldev.org An Analytical model of the Bulk-DTMOS transistor Vandana Niranjan Indira Gandhi
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationLeakage Power Minimization in Deep-Submicron CMOS circuits
Outline Leakage Power Minimization in Deep-Submicron circuits Politecnico di Torino Dip. di Automatica e Informatica 1019 Torino, Italy enrico.macii@polito.it Introduction. Design for low leakage: Basics.
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More information+1 (479)
Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
More informationFDSOI for Low Power System on Chip. M.HAOND STMicroelectronics, Crolles, France
FDSOI for Low Power System on Chip M.HAOND STMicroelectronics, Crolles, France OUTLINE Introduction : Motivations for FDSOI FDSOI Presentation & Short Channel control MOS VT Construction Performance Analysis
More information