Outline. Design Considerations for Continuous-Time Bandpass ADCs. An ADC Figure-of-Merit? An ADC Figure-of-Merit? DR-P Trade-Off: Part 2
|
|
- Virgil Harris
- 5 years ago
- Views:
Transcription
1 Design onsiderations for ontinuous-time Bandpass ADs ichard Schreier Oct 5 ANALOG DEVIES Outline An AD Figure-of-Merit Overview of Bandpass ADs 3 A High-Q Active- esonator IDA Design onsiderations Thermal noise Switching dynamics An AD Figure-of-Merit? Is an AD which has SN = db over BW = MHz fundamentally better or worse than an AD which has SN = 9 db over the same bandwidth, if AD consumes W while AD consumes mw? An AD Figure-of-Merit? More generially, what is the fundamental trade-off between Bandwidth (BW), Dynamic ange (D) and ower consumption ()? 3 D- Trade-Off: art To increase D at the expense of, parallel two ADs and average: Input AD AD.5 Averaging reduces noise by a factor of : D += 3 db Assuming the ADs noises are uncorrelated Output But uses twice the power: += 3 db D- Trade-Off: art To reduce at the expense of D, cut the AD in half May not be practical if the AD is already small, but if it can be done, = 3 db & D = 3 db For an AD of some BW, x db in D costs x db in, or D (in db) log () = const 5 6
2 Q: Is This Trade-Off Optimal? A: Yes, because it is bi-directional The fact that you can (in principle) go both ways for any AD means that no other tradeoff can exist for ADs that are optimal. onsider a (supposedly) optimal AD that can get more than 3 db increase in D for a doubling of Double, then cut that AD in half. The resulting AD has the same as the original, but more D. D- Trade-Off: art b an increase D by 3 db by reducing T by a factor of : Input AD Temp = T/ Output Temp = T But this also costs twice the power Ideal efrigerator 7 8 What About BW? educing BW by a factor of increases D by 3 db but leaves alone Assuming the noise is white (distortion is not dominant) and that digital filtering takes no power. Time-interleaving two ADs doubles BW and doubles, but leaves D unchanged I/Q processing does the same. Assumes that interleaving is perfect (can be calibrated). esulting FOM Use a db scale: ( BW ) FOM = ( D) db + log- For a given FOM, factors of in BW or are equivalent to a 3-dB change in D Should really include T, but since T is usually 3K, omit it Steyaert et al. like FOM = kt D BW - 9 FOM (db) State-of-the-Art FOM Architecture Front [],[] [3] [] [5] BW (Hz) Technology Front [6] [7] [8] [9] [] eferences [] Y. Yang, A. hokhawala, M. Alexander, J. Melanson, and D. Hester, A db 68 mw chopperstabilized stereo multi-bit audio A/D converter, ISS Digest of Technical apers, pp. 6-65, Feb. 3. [] L. Yao, M. Steyaert and W. Sansen, V 88dB khz Σ modulator in 9nm MOS, ISS Digest of Technical apers, pp. 8-8, February. [3] S. abii, and B. A. Wooley, A.8-V digital-audio sigma delta modulator in.8µm MOS, IEEE Journal of Solid-State ircuits, vol. 3, no. 6, pp , June 997. [] K. Vleugels, S. abii, and B. A. Wooley, A.5-V sigma delta modulator for broadband communications applications, IEEE Journal of Solid-State ircuits, vol. 36, no., pp , Dec.. [5]. H. M van Veldhoven, A tri-mode continuous-time Σ modulator with switched-capacitor feedback DA for a GSMEDGE/DMA/UMTS receiver, ISS Digest of Technical apers, pp. 6-6, Feb. 3. [6] M. Moyal, M. Groepl, H. Werker, G. Mitteregger and J. Schambacher, A 7/9mW/channel MOS dual analog front-end I for VDSL with integrated.5/.5dbm line drivers, ISS Digest of Technical apers, pp. 6-7, Feb. 3. [7].. Grace,. J. Hurst and S. H. Lewis, A b 8MS/s pipelined AD with bootstrapped digital calibration, ISS Digest of Technical apers, pp. 6-6, Feb.. [8] B. Hernes, A. Briskemyr, T. N. Andersen, F. Telstø, T. E. Bonnerud and Ø. Moldsvor, A.V MS/s b pipeline AD implemented in.3µm Digital MOS, ISS Digest of Technical apers, pp , Feb.. [9] G. Geelen and E. aulus, An 8b 6MS/s mw MOS folding A/D converter using an amplifier preset technique, ISS Digest of Technical apers, pp. 5-55, Feb.. []. Taft,. Menkus, M.. Tursi, O. Hidri, V. ons, A.8V.6GS/s 8b self-calibrating folding AD with 7.6 ENOB at Nyquist frequency, ISS Digest of Technical apers, pp. 5-53, Feb..
3 A Bandpass Σ AD System Bandpass NTF IF (or F) Input desired signal B Σ AD shaped noise Quadrature Digital Mixer complex data signal shifted to dc f s f s f s f s Decimation Filter To DS baseband data f B Gain (db) 6 High f.5.5 Normalized Frequency AD outputs noise-shaped data DS translates signal to baseband and removes out-of-band noise NTF attenuates quantization noise in the band of interest 3 U L L Generic Σ AD Y Y = L, where U + L V V = GU + HE V = Y + E H = -, G = L L H inverse relations: L = - /H, L = G/H oles of L are the zeros of H E AD DA oarse AD and DA V 5 U A Bandpass Σ AD Lots of f esonator Loop Filter esonator Q Quantizer Quantization noise is suppressed at frequencies where the loop gain is large Need high-q resonances to get deep nulls V 6 Active- esonator Amplifier Gain and hase Finite gain degrades Q hase lag enhances Q Analysis shows φ = 5º yields high Q, independent of amplifier gain + Amenable to integration; eadily tuned over several octaves Amplifier drives and δ = µ ( + j)ω µ = A φ=arg(µ) 7 8
4 A ircuit With φ = f esulting High-Q esonator - Amplifier load yields f Finite gm shifts the pole frequency, but does not degrade Q! 9 Finite Bandwidth & Non-zero Switch esistance Switch resistance degrades Q Finite gm bandwidth enhances Q sw ancellation occurs if = - + s ω p ω sw = ω p urrent-mode DA (IDA) B B B B Excellent spectral performance 8 dbc IMD to 3 MHz [Schofield et al., ISS 3] I A I B I Diff =(I A I B )/ IDA SN/ower Limit Assume square-law operation i.e. = K ( V ). I FS The power of a 3-dBFS signal is S = (.5( I FS ) ) = K ( V ) 6 While the noise in bandwidth B is = ( ktbk V ) 3 N S - N = 3I FS V 6kTB IDA SN/ower Limit (cont d) S - N = 3I FS V 6kTB DA SN is proportional to the power allocated to its current sources For example, to get SN = db with B = 5 MHz and V = 3 mv requires (at least) I FS =5mA 3
5 DATA IN IOUT Switching Dynamics Actual Ideal Model of Dynamic Nonlinearity v [,] z linear processing w w w w EO (Actual Ideal) non-linear processing v x v - e 5 6 Model Equations Zero error if the rise and fall waveforms are perfectly complementary w w w e = 3 w w w w where w,w,w and w are the output waveforms in response to,, and data inputs. e =.5[ ( w + w ) ( w + w )] 7 8 DA Example Simulated Single-Ended W * D G 3V w w w Simulated Waveforms (normalized to ) w 3 G IA IB w w Model Waveforms (normalized to ) w 3V MOS for low noise Symmetric drive for symmetric switching 3. e Error Waveform (normalized to ) -. 3 Time (ns) 9 3
6 db 8 9 Fourier Transform of E 5 MHz Frequency (MHz) 3 dbfs/nbw Example Spectra in Model 33-level v sequence; f = f s /3; no MS 6 8 x: 6 dbfs x convolves with e to yield nonlinear component of the output NBW=5.9X Normalized Frequency v: 9 dbfs 3 E.g. SFD alculation The signal level is 9 dbfs db = dbfs The spur level (in the absence of any differential cancellation) will be 6 dbfs db = 7 dbfs Thus, the SFD will be 96 db Need only db of differential cancellation to reach SFD = db alculating the impact of element dynamics on SN is done similarly 33 onclusions 3 db is a factor of (in BW, D, or ). An active- resonator can achieve high Q despite several circuit nonidealities. 3 urrent-mode DAs can have nearperfect spectral performance up to several tens of MHz. 3 35
Design of a High-speed, High-resolution ADC for Medical Ultrasound Applications -
The figures of merit (FoMs) encompassing power, effective resolution and speed rank the dynamic performance of the ADC core among the best in its class. J. Bjørnsen: Design of a High-speed, High-resolution
More informationTwo- Path Band- Pass Σ- Δ Modulator with 40- MHz IF 72- db DR at 1- MHz Bandwidth Consuming 16 mw
I. Galdi, E. Bonizzoni, F. Maloberti, G. Manganaro, P. Malcovati: "Two-Path Band- Pass Σ-Δ Modulator with 40-MHz IF 72-dB DR at 1-MHz Bandwidth Consuming 16 mw"; 33rd European Solid State Circuits Conf.,
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationMaximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationInterpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC
Interpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC Peter Pracný, Ivan H. H. Jørgensen, Liang Chen and Erik Bruun Department of Electrical Engineering Technical University of Denmark
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationA 250-kHz 94-dB Double-Sampling 61 Modulation A/D Converter With a Modified Noise Transfer Function
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 10, OCTOBER 2003 1657 A 250-kHz 94-dB Double-Sampling 61 Modulation A/D Converter With a Modified Noise Transfer Function Pieter Rombouts, Member, IEEE,
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference Large dynamic range required Many receivers must be capable
More informationGábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25
Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationUnderstanding Delta-Sigma Data Converters
Understanding Delta-Sigma Data Converters Richard Schreier Analog Devices, Inc. Gabor C. Temes Oregon State University OlEEE IEEE Press iwiley- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION Foreword
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationDesign Examples. MEAD March Richard Schreier. ANALOG DEVICES R. SCHREIER ANALOG DEVICES, INC.
Design Examples MEAD March 008 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Catalog nd -Order Lowpass Architecture: Single-bit, switched-capacitor Application: General-purpose, low-frequency
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Final exam: Date: Tues. Dec. 13 th Time: 12:3pm-3:3pm Location: 285 Cory Office hours this week: Tues: 2:3p to 3:3p Wed: 1:3p to 2:3p (extra) Thurs: 2:3p to 3:3p Closed
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationIF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong
IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationJosé Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos. Small Size Σ Analog to Digital Converter for X-rays imaging Aplications
José Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos Small Size Σ Analog to Digital Converter for X-rays imaging Aplications University of Minho Department of Industrial Electronics This report describes
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationOversampling Data Converters Tuesday, March 15th, 9:15 11:40
Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 15th of March:
More informationLab 9 AC FILTERS AND RESONANCE
151 Name Date Partners ab 9 A FITES AND ESONANE OBJETIES OEIEW To understand the design of capacitive and inductive filters To understand resonance in circuits driven by A signals In a previous lab, you
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationImproved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback
Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback Maarten De Bock, Amir Babaie-Fishani and Pieter Rombouts This document is an author s draft version submitted
More informationA 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS
2017 5th International Conference on Computer, Automation and Power Electronics (CAPE 2017) A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS Chaoxuan Zhang1, a, *, Xunping
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More informationA>40dB IRR, 44% Fractional-Bandwidth Ultra-Wideband mm-wave Quadrature LO Generator for 5G Networks in 55nm CMOS
A>40dB I, 44% Fractional-Bandwidth Ultra-Wideband mm-wave Quadrature LO Generator for 5G Networks in 55nm MOS F. Piri 1, M. Bassi 1,2, N. Lacaita 1,2, A. Mazzanti 1, F. Svelto 1 1 University of Pavia,
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationLow-Noise Amplifiers
007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationMITOPENCOURSEWARE High-Speed Communication Circuits and Systems Lecture 29 Lowpass and Bandpass Delta-Sigma Modulation.
MITOPENCOURSEWARE MASSACUSETTS INSTITUTE OF TECHNOLOGY 6.976 High-Speed Communication Circuits and Systems Lecture 29 Lowpass and Bandpass Delta-Sigma Modulation Richard Schreier ANALOG DEVICES Copyright
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAn Investigation into the Effects of Sampling on the Loop Response and Phase Noise in Phase Locked Loops
An Investigation into the Effects of Sampling on the Loop Response and Phase oise in Phase Locked Loops Peter Beeson LA Techniques, Unit 5 Chancerygate Business Centre, Surbiton, Surrey Abstract. The majority
More informationEE247 Lecture 25. Oversampled ADCs (continued)
EE247 Lecture 25 Oversampled ADCs (continued) Higher order ΣΔ modulators Last lecture Cascaded ΣΔ modulators (MASH) (continued) Single-loop single-quantizer modulators with multi-order filtering in the
More informationA 10.7-MHz IF-to-Baseband 61 A/D Conversion System for AM/FM Radio Receivers
1810 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 12, DECEMBER 2000 A 10.7-MHz IF-to-Baseband 61 A/D Conversion System for AM/FM Radio Receivers Eric J. van der Zwan, Kathleen Philips, and Corné
More informationAn All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationOutline. Communications Engineering 1
Outline Introduction Signal, random variable, random process and spectra Analog modulation Analog to digital conversion Digital transmission through baseband channels Signal space representation Optimal
More informationA New Current-Mode Sigma Delta Modulator
A New Current-Mode Sigma Delta Modulator Ebrahim Farshidi 1 1 Department of Electrical Engineering, Faculty of Engineering, Shoushtar Branch, Islamic Azad university, Shoushtar, Iran e_farshidi@hotmail.com
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationTelecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 82k R2 = 27k RL = 22 k Re =?? Rc =?? Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Re Ve C3 C2 RL V AL Vu a) Find
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More informationELC224 Final Review (12/10/2009) Name:
ELC224 Final Review (12/10/2009) Name: Select the correct answer to the problems 1 through 20. 1. A common-emitter amplifier that uses direct coupling is an example of a dc amplifier. 2. The frequency
More informationHigh Dynamic Range Receiver Parameters
High Dynamic Range Receiver Parameters The concept of a high-dynamic-range receiver implies more than an ability to detect, with low distortion, desired signals differing, in amplitude by as much as 90
More informationLecture 6. Angle Modulation and Demodulation
Lecture 6 and Demodulation Agenda Introduction to and Demodulation Frequency and Phase Modulation Angle Demodulation FM Applications Introduction The other two parameters (frequency and phase) of the carrier
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationA Reconfigurable 4 th Order ΣΔ Modulator with a KT/C Noise Reduction Circuit
JOURNAL OF SEMIONDUTOR TEHNOLOGY AND SIENE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.294 ISSN(Online) 2233-4866 A Reconfigurable 4 th Order ΣΔ Modulator with
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationRF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
More information