(W) 2003 Analog Integrated Electronics Assignment #2
|
|
- Cornelia Russell
- 6 years ago
- Views:
Transcription
1 (W) 2003 Analog Integrated Electronics Assignment #2 written by Leonard MacEachern, Ph.D. c 2003 by Leonard MacEachern. All Rights Reserved. 1
2 Assignment Guidelines The purpose of this assignment is to practice solving problems related to Miller s Theorem, two-stage amplifiers and the frequency response of switched-capacitor filters, and common-mode rejection ratio. This assignment is due at the start of class on March 28 th, Late assignments will NOT be accepted. Check the course web page for any further information relating to this assignment. 2
3 The mind has exactly the same power as the hands; not merely to grasp the world, but to change it. Colin Wilson Question #1 Miller s theorem 1 is useful for simplifying certain amplifier configurations. A commonly encountered situation is a small signal model with a feedback capacitance. 1.1 Miller s Theorem In 1919, J.M. Miller was trying to calculate the input impedance of vacuum tubes. He noticed that the apparent input capacitance was related to the gain of the tube under certain conditions [1]. In 1968, Cherry and Hooper successfully formalized the relation between the gain and the increased apparent capacitance [2]. The increased capacitance was called the Miller capacitance, and the effect leading to this effective capacitance was called the Miller Effect. In 1979, Millman gave the Miller Effect to the masses, in the form of the Miller Theorem, and the dual to the Miller Theorem, as described in [3]. The Miller Theorem (and its dual to a lesser extent) is a useful tool for analyzing amplifiers that have feedback elements. It is often used when explaining amplifier compensation, and the related phenomenon of polesplitting. As shown in the following sections, the application of Miller s is not always straightforward. First, the derivation of Miller s Theorem is presented. 1 Don t confuse Miller s Theorem with Millman s Theorem. Millman s Theorem concerns circuit simplification through combining of voltage sources. 3
4 Miller s Theorem Derivation Miller s Theorem is shown schematically in Figure 1.1. In Figure 1.1(a), a series impedance exists between the input port and the output port. This series impedance is replaced by two shunt impedances as shown in Figure 1.1(b). Miller s Theorem allows us to choose the correct values of the replacement impedances. i 1 (s) Z fb (s) i 2 (s) i 1 (s) i 2 (s) v 1 (s) v 2 (s) v 1 (s) v 2 (s) - Z 1 (s) Z 2 (s) - - Z 1 (s) Z 2 (s) - (a) A two port circuit representation. There is an impedance in series with the input and output nodes. (b) Using Miller s Theorem, the series impedance between the input and output ports is removed, and shunt impedances are added across the ports to compensate. Figure 1.1: The Miller Theorem transformation. In order for the two-port shown in Figure 1.1(a) to be electrically equivalent to the two-port shown in Figure 1.1(b), the current-voltage response at the input and output ports must be the same. Application of Kirchoff s current law at the positive terminal for the input port of the network shown in Figure 1.1(a) gives the expression, i 1 (s) = v 1(s) Z 1 (s) + v 1(s) v 2 (s). (1.1) Z fb (s) We expect that the same current should flow into the input port of the network shown in Figure 1.1(b) for the same v 1 (s) and v 2 (s). Writing Kirchoff s current law at the positive terminal for the input port of the network shown in Figure 1.1(b) gives the expression, i 1 (s) = v 1(s). (1.2) Z 1 (s) 4
5 Since equations (1.1) and (1.2) must give the same result for i 1 (s), we set them equal and solve for Z 1 (s), yielding, 1 Z 1(s) = 1 ( Z 1 (s) + 1 v ) 2(s) 1 v 1 (s) Z fb (s). (1.3) We can find the expression for Z 2(s) in a similar fashion. Application of Kirchoff s current law at the positive terminal for the output port of the network shown in Figure 1.1(a) gives the expression, i 2 (s) = v 2(s) Z 2 (s) + v 2(s) v 1 (s). (1.4) Z fb (s) The same current should flow into the output port of the network shown in Figure 1.1(b) for the same v 2 (s) and v 1 (s). Writing Kirchoff s current law at the positive terminal for the output port of the network shown in Figure 1.1(b) gives the expression, i 2 (s) = v 2(s). (1.5) Z 2 (s) Equations (1.4) and (1.5) must give the same result for i 2 (s); we set them equal and solve for Z 2(s), yielding, 1 Z 2(s) = 1 ( Z 2 (s) + 1 v ) 1(s) 1 v 2 (s) Z fb (s). (1.6) Taken together, equations (1.3) and (1.6) enable the replacement of the series impedance shown in Figure 1.1(a) with the two shunt impedances shown in Figure 1.1(b). The series impedance shown in Figure 1.1(a) may be entirely due to a capacitance. An alternate form of Miller s Theorem is often used when dealing with capacitances admittances are used instead of impedances. Recall that the admittance, Y (s) is given in terms of impedance as Y (s) = 1/Z(s), and equations (1.3) and (1.6) can be re-written as ( ) Y 1(s) = Y 1 (s) + Y 2 (s) = Y 2(s) + 1 v 2(s) v 1 (s) ( 1 v 1(s) v 2 (s) 5 Y fb (s) (1.7) ) Y fb (s). (1.8)
6 Alternate forms of (1.3) and (1.6)-(1.8) express the impedance and admittance transformations in terms of the two-port gain, A v (s) = v 2 (s)/v 1 (s), yielding, 1 Z 1(s) = 1 Z 1 (s) + (1 A 1 v(s)) Z fb (s) ( 1 1 ) 1 A v (s) Z fb (s) 1 Z 2 (s) = 1 Z 2 (s) + (1.9) (1.10) for the impedance relations, and Y 1 (s) = Y 1(s) + (1 A v (s))y fb (s) (1.11) ( Y 2 (s) = Y 2(s) ) Y fb (s). (1.12) A v (s) for the admittance relations. An interesting alternative derivation of the Miller Theorem equations can be found in [4]. 1.2 The Question Obtain and read a copy of [5]. You can download this paper using a computer on campus by accessing the IEEE database via ieee.org/xplore/dynwel.jsp. Once you ve read the paper, answer the following questions: 1. Figure 1(a) in the paper shows a current source labeled i i and a resistor labeled R i. What might these components represent in an actual circuit? 2. Derive equation (2) from the paper. 3. Derive equations (4a), (4b), and (4c) using Maple or Matlab, or by hand. 4. Explain pole-splitting in your own words, using the discussion in [5] as a reference. Describe the conditions under which pole-splitting occurs, and when it doesn t. 6
7 5. Explain the authors statement a careless application of the Miller effect may give inaccurate results on the bottom of page If you know the dominant pole of an amplifier is at the input node, and a Miller capacitance is added, does the dominant pole stay at the input node? Explain. 7
8 Creative minds have always been known to survive any kind of bad training. Anna Freud Question #2 Use two first order filter sections of the form shown in Figure 2.1 to realize the transfer function with Bodé plots shown in Figure 2.2. Z 2 v i Z 1 - v o + Figure 2.1: Bilinear transfer function building block. Answer the following: 1. What are the poles of the transfer function? 2. What are the zeros of the transfer function? 3. What is the DC gain of the transfer function? 4. What is the transfer function in the Laplace domain? 5. Write the total transfer function as the product of two bilinear transfer functions. 6. Choose an appropriate circuit for Z1 and Z2 for each of the first order stages. For your circuits, find the values of the R s and C s. 8
9 T(jω) db T(jω) 40dB 100 A o ω ω Figure 2.2: Bodé plots for the magnitude of the desired transfer function. 7. Draw the final two-stage filter with Z1 and Z2 for each stage replaced with the appropriate components. Write the value of each component. 8. What kind of filter is this (i.e. bandpass, lowpass, highpass, or band reject)? 9. Does it matter how the total transfer function is partitioned into two bilinear transfer functions? Explain why or why not. 10. Convert your circuit to a switched capacitor circuit. Use a switching frequency of 10MHz. All resistors must be converted to capacitors (to do so, you will need to choose the proper networks for Z1 and Z2). 9
10 When you make the finding yourself - even if you re the last person on Earth to see the light - you ll never forget it. Carl Sagan Question #3 For the cascade current mirror shown in Figure 3.1, determine the low frequency small-signal output resistance (looking into the i out node) assuming all devices operate in saturation, the MOSFET capacitances can be ignored, channel length modulation is negligible, and body effect is negligible. i in i out 1 : B M 3 M 4 1 : B M 1 M 2 Figure 3.1: A cascode current mirror. Obtain and read a copy of [6]. You can download this paper using a computer on campus by accessing the IEEE database via 10
11 ieee.org/xplore/dynwel.jsp. Once you ve read the paper, determine the improvement in CMRR attained when a cascode current mirror is used to bias a differential pair instead of a simple current mirror. The circuit configuration is shown in Figure 3.2. Express the improvement in CMRR as the ratio between the CMRR with a simple current sink and the CMRR with the cascode current sink. Hint: Use equation (8) from [6]. V DD M p1 M p2 v o v + M n1 M n2 v i in i out 1 : B M 3 M 4 1 : B M 1 M 2 Figure 3.2: A cascode current mirror used as the current sink for a differential pair. 11
12 Bibliography [1] J. Miller, Dependence of the input impedance of a three-electrode vacuum tube upon the load in the plate circuit, National Bureau of Standards Scientific Papers, vol. 15, pp , June [2] E. Cherry and D. Hooper, Amplifying Devices and Low-Pass Amplifier Design. New York: Wiley, [3] J. Millman, Microelectronics: Digital and Analog Circuits and Systems. New York: McGraw-Hill, [4] M. Davidovic, A simple proof of miller s theorem, IEEE Transactions on Education, vol. 42, no. 2, pp , May [5] W.-H. Ki, L. Der, and S. Lam, Re-examination of pole splitting of a generic single stage amplifier, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 44, no. 1, pp. 70 4, Jan [6] R. Jiang, H. Tang, and K. Mayaram, A simple and accurate method for calculating the low frequency common-mode gain in a mos differential amplifier with a currentmirror load, IEEE Transactions on Education, vol. 43, pp , August
Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationMidterm 2 Exam. Max: 90 Points
Midterm 2 Exam Name: Max: 90 Points Question 1 Consider the circuit below. The duty cycle and frequency of the 555 astable is 55% and 5 khz respectively. (a) Determine a value for so that the average current
More informationHomework Assignment 06
Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,
More informationAmplifiers Frequency Response Examples
ECE 5/45 Analog IC Design We will use the following MOSFET parameters for hand-calculations and the µm CMOS models for corresponding simulations. Table : Long-channel MOSFET parameters. Parameter NMOS
More informationExpanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column
Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column Here s what I asked: This month s problem: Figure 4(a) shows a simple npn transistor amplifier. The transistor has
More informationExperiment 8 Frequency Response
Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will
More informationESE319 Introduction to Microelectronics High Frequency BJT Model & Cascode BJT Amplifier
High Frequency BJT Model & Cascode BJT Amplifier 1 Gain of 10 Amplifier Non-ideal Transistor C in R 1 V CC R 2 v s Gain starts dropping at > 1MHz. Why! Because of internal transistor capacitances that
More informationMini Project 3 Multi-Transistor Amplifiers. ELEC 301 University of British Columbia
Mini Project 3 Multi-Transistor Amplifiers ELEC 30 University of British Columbia 4463854 November 0, 207 Contents 0 Introduction Part : Cascode Amplifier. A - DC Operating Point.......................................
More informationYou will be asked to make the following statement and provide your signature on the top of your solutions.
1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those
More informationChapter 11. Differential Amplifier Circuits
Chapter 11 Differential Amplifier Circuits 11.0 ntroduction Differential amplifier or diff-amp is a multi-transistor amplifier. t is the fundamental building block of analog circuit. t is virtually formed
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationHomework Assignment True or false. For both the inverting and noninverting op-amp configurations, V OS results in
Question 1 (Short Takes), 2 points each. Homework Assignment 02 1. An op-amp has input bias current I B = 1 μa. Make an estimate for the input offset current I OS. Answer. I OS is normally an order of
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationMicroelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.
Feedback 1 Figure 8.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. 2 Figure E8.1 3 Figure 8.2 Illustrating
More informationEE 435 Lecture 15. Two-Stage Op Amp Design
EE 435 Lecture 15 Two-Stage Op Amp Design Review from Last Time Cascaded Amplifier Issues A A 0 p s p Single-stage amplifiers -- widely used in industry, little or no concern about compensation Two amplifier
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationSAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
More informationMOSFET Amplifier Design
MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,
More informationUNIT I BIASING OF DISCRETE BJT AND MOSFET PART A
UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A 1. Why do we choose Q point at the center of the load line? 2. Name the two techniques used in the stability of the q point.explain. 3. Give the expression
More informationHomework Assignment 11
Homework Assignment 11 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationToday s topic: frequency response. Chapter 4
Today s topic: frequency response Chapter 4 1 Small-signal analysis applies when transistors can be adequately characterized by their operating points and small linear changes about the points. The use
More informationTwo-port network - Wikipedia, the free encyclopedia
Two-port network Page 1 of 8 From Wikipedia, the free encyclopedia A two-port network (or four-terminal network or quadripole) is an electrical circuit or device with two pairs of terminals (i.e., the
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded
More informationHomework Assignment 12
Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following
More informationDepartment of Electrical Engineering and Computer Sciences, University of California
Chapter 8 NOISE, GAIN AND BANDWIDTH IN ANALOG DESIGN Robert G. Meyer Department of Electrical Engineering and Computer Sciences, University of California Trade-offs between noise, gain and bandwidth are
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationINF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation
INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationChapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik
1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output
More informationUniversity of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier
University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper
More information3.1 ignored. (a) (b) (c)
Problems 57 [2] [3] [4] S. Modeling, Analysis, and Design of Switching Converters, Ph.D. thesis, California Institute of Technology, November 1976. G. WESTER and R. D. MIDDLEBROOK, Low-Frequency Characterization
More information2. Single Stage OpAmps
/74 2. Single Stage OpAmps Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated
More informationPerformance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design
RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More informationIntegrated Circuit: Classification:
Integrated Circuit: It is a miniature, low cost electronic circuit consisting of active and passive components that are irreparably joined together on a single crystal chip of silicon. Classification:
More informationMicroelectronic Circuits
SECOND EDITION ISHBWHBI \ ' -' Microelectronic Circuits Adel S. Sedra University of Toronto Kenneth С Smith University of Toronto HOLT, RINEHART AND WINSTON HOLT, RINEHART AND WINSTON, INC. New York Chicago
More informationLecture 110 Intro. and Characterization of the Op Amp (1/28/02) Page 110-1
Lecture 110 Intro. and Characterization of the Op Amp (1/28/02) Page 1101 LECTURE 110 INTRODUCTION AND CHARACTERIZATION OF THE OP AMP (READING: GHLM 404424, AH 243249) Objective The objective of this presentation
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationEE Analog and Non-linear Integrated Circuit Design
University of Southern California Viterbi School of Engineering Ming Hsieh Department of Electrical Engineering EE 479 - Analog and Non-linear Integrated Circuit Design Instructor: Ali Zadeh Email: prof.zadeh@yahoo.com
More informationCSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University
CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer
More informationDesigning Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Homework 4
EECS 16B Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Homework 4 This homework is solely for your own practice. However, everything on it is in scope for midterm 1,
More information856 Feedback Networks: Theory and Circuit Applications. Butterworth MFM response, 767 Butterworth response, 767
Index I/O transfer admittance, 448 N stage cascade, 732, 734 S-parameter characterization, 226 ω max, 204 π-type, 148 π-type network model, 137 c-parameter, 151, 153 c-parameter matrix, 154 g-parameter
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationOperational Amplifier BME 360 Lecture Notes Ying Sun
Operational Amplifier BME 360 Lecture Notes Ying Sun Characteristics of Op-Amp An operational amplifier (op-amp) is an analog integrated circuit that consists of several stages of transistor amplification
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationSection 4: Operational Amplifiers
Section 4: Operational Amplifiers Op Amps Integrated circuits Simpler to understand than transistors Get back to linear systems, but now with gain Come in various forms Comparators Full Op Amps Differential
More informationFundamentals of Microelectronics
Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors
More informationComparative Analysis of Compensation Techniques for improving PSRR of an OPAMP
Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,
More informationPURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.
EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major
More informationEE 501 Lab 4 Design of two stage op amp with miller compensation
EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage
More informationCurrent Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.
Current Mirrors Basic BJT Current Mirror Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. For its analysis, we assume identical transistors and neglect
More informationTHE demand for analog circuits which can operate at low
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 1173 An Improved Tail Current Source for Low Voltage Applications Fan You, Sherif H. K. Embabi, Member, IEEE, J. Francisco Duque-Carrillo,
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-7 High Frequency
More informationIntegrators, differentiators, and simple filters
BEE 233 Laboratory-4 Integrators, differentiators, and simple filters 1. Objectives Analyze and measure characteristics of circuits built with opamps. Design and test circuits with opamps. Plot gain vs.
More informationES 330 Electronics II Fall 2016
ES 330 Electronics II Fall 2016 Sect Lectures Location Instructor Office Office Hours Email Tel 001 001 9:00 am to 9:50 am Wednesday 10:00 am to 10 :50 am 2001 2001 Dr. Donald Estreich Dr. Donald Estreich
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationAnalog Integrated Circuit Configurations
Analog Integrated Circuit Configurations Basic stages: differential pairs, current biasing, mirrors, etc. Approximate analysis for initial design MOSFET and Bipolar circuits Basic Current Bias Sources
More informationAnalog Filters D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y, J O R D A N
Analog Filters D. T A E K T U T U N J I P H I L A D E L P H I A U N I V E S I T Y, J O D A N 2 0 4 Introduction Electrical filters are deigned to eliminate unwanted frequencies Filters can be classified
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationCurrent Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution
CMOS Cascode Transconductance Amplifier Basic topology. Current Supply Topology p-channel cascode current supply is an obvious solution Current supply must have a very high source resistance r oc since
More informationELECTRONICS. EE 42/100 Lecture 8: Op-Amps. Rev B 3/3/2010 (9:13 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 8 p. 1/21 EE 42/100 Lecture 8: Op-Amps ELECTRONICS Rev B 3/3/2010 (9:13 PM) Prof. Ali M. Niknejad University of California, Berkeley
More informationPhysics 116A Notes Fall 2004
Physics 116A Notes Fall 2004 David E. Pellett Draft v.0.9 beta Notes Copyright 2004 David E. Pellett unless stated otherwise. References: Text for course: Fundamentals of Electrical Engineering, second
More informationELECTRONICS. EE 42/100 Lecture 8: Op-Amps. Rev A 2/10/2010 (6:47 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 8 p. 1/21 EE 42/100 Lecture 8: Op-Amps ELECTRONICS Rev A 2/10/2010 (6:47 PM) Prof. Ali M. Niknejad University of California, Berkeley
More informationAnalog Integrated Circuits Fundamental Building Blocks
Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationAmplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product
Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product Physics116A,12/4/06 Draft Rev. 1, 12/12/06 D. Pellett 2 Negative Feedback and Voltage Amplifier AB
More informationHomework Assignment 03
Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationChapter 2. Operational Amplifiers
Chapter 2. Operational Amplifiers Tong In Oh 1 2.5 Integrators and Differentiators Utilized resistors in the op-amp feedback and feed-in path Ideally independent of frequency Use of capacitors together
More informationChapter 2 CMOS at Millimeter Wave Frequencies
Chapter 2 CMOS at Millimeter Wave Frequencies In the past, mm-wave integrated circuits were always designed in high-performance RF technologies due to the limited performance of the standard CMOS transistors
More informationI1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab
Lab 3: 74 Op amp Purpose: The purpose of this laboratory is to become familiar with a two stage operational amplifier (op amp). Students will analyze the circuit manually and compare the results with SPICE.
More informationElectronics basics for MEMS and Microsensors course
Electronics basics for course, a.a. 2017/2018, M.Sc. in Electronics Engineering Transfer function 2 X(s) T(s) Y(s) T S = Y s X(s) The transfer function of a linear time-invariant (LTI) system is the function
More informationHomework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26
Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:
More informationELECTRIC CIRCUITS. Third Edition JOSEPH EDMINISTER MAHMOOD NAHVI
ELECTRIC CIRCUITS Third Edition JOSEPH EDMINISTER MAHMOOD NAHVI Includes 364 solved problems --fully explained Complete coverage of the fundamental, core concepts of electric circuits All-new chapters
More informationB.Sc. Syllabus for Electronics under CBCS. Semester-I
Semester-I Title: Electronic Circuit Analysis Course Code: UELTC101 Credits: 4 Total Marks: 100 Internal Examination: 20 marks End Semester Examination: 80 marks Duration: 3 hours Validity of Syllabus:
More informationLF411 Low Offset, Low Drift JFET Input Operational Amplifier
Low Offset, Low Drift JFET Input Operational Amplifier General Description These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input
More informationCMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application
CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application Author Mohd-Yasin, Faisal, Yap, M., I Reaz, M. Published 2006 Conference Title 5th WSEAS Int. Conference on
More informationUniversity of Southern California School Of Engineering Department Of Electrical Engineering
University of Southern California School Of Engineering Department Of Electrical Engineering EE 448: Homework Assignment #02 Fall, 2001 ( Assigned 09/10/01; Due 09/19/01) Choma Problem #05: n an attempt
More informationFull Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013
ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P
More informationECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)
ECE 363 FINAL (F16) NAME: 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) You are asked to design a high-side switch for a remotely operated fuel pump. You decide to use the IRF9520 power
More informationF9 Differential and Multistage Amplifiers
Lars Ohlsson 018-10-0 F9 Differential and Multistage Amplifiers Outline MOS differential pair Common mode signal operation Differential mode signal operation Large signal operation Small signal operation
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationDesign of a Regenerative Receiver for the Short-Wave Bands A Tutorial and Design Guide for Experimental Work. Part I
Design of a Regenerative Receiver for the Short-Wave Bands A Tutorial and Design Guide for Experimental Work Part I Ramón Vargas Patrón rvargas@inictel-uni.edu.pe INICTEL-UNI Regenerative Receivers remain
More informationPoles and Zeros of H(s), Analog Computers and Active Filters
Poles and Zeros of H(s), Analog Computers and Active Filters Physics116A, Draft10/28/09 D. Pellett LRC Filter Poles and Zeros Pole structure same for all three functions (two poles) HR has two poles and
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationBJT Differential Amplifiers
Instituto Tecnológico y de Estudios Superiores de Occidente (), OBJECTIVES The general objective of this experiment is to contrast the practical behavior of a real differential pair with its theoretical
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationChapter 12 Opertational Amplifier Circuits
1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.
More informationLM148/LM248/LM348 Quad 741 Op Amps
Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to
More informationGATE: Electronics MCQs (Practice Test 1 of 13)
GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase
More information6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More information