CS8803: Advanced Digital Design for Embedded Hardware
|
|
- Ralf Flynn
- 5 years ago
- Views:
Transcription
1 HPTER II-6 MO MO WITHE WITH NETWORK -WITHE IN ERIE -WITHE IN PRLLEL -INPUT ELETOR 883: dvanced Digital Design for Embedded Hardware Lecture : MO Transistors and Layout The idea is to use the series and parallel switch configurations to route signals in a desired fashion. Unfortunately, it is difficult to implement an ideal switch as given. omplementary Metal Oxide emiconductor (MO) devices give us some interesting components. IDEL WITH nmo transistor pmo transistor INPUT DRIN OURE Instructor: ung Kyu Lim (limsk@ece.gatech.edu) WITH GTE GTE Website: OUTPUT OURE DRIN R.M. Dansereau; v.. HPTER II-7 MO TRNFER HRTERITI WITH NETWORK MO -MO WITHE HPTER II-8 MO TRNMIION GTE () WITH NETWORK MO -MO WITHE -TRNFER HR. nmo WITH OPEN LOED nmo when LOED Transmits logic level well Transmits logic level poorly IDEL WITH INPUT OUTPUT MO TRNMIION GTE (WITH) INPUT OUTPUT pmo WITH LOED OPEN pmo when LOED Transmits logic level well Transmits logic level poorly nmo OFF ON pmo OFF ON OUTPUT INPUT INPUT OUTPUT R.M. Dansereau; v.. R.M. Dansereau; v..
2 HPTER II-9 MO TRNMIION GTE (2) MO -MO WITHE -TRNFER HR. -TRNMIION GTE HPTER II- WITH NETWORK HIGH IMPEDNE () MO -MO WITHE -TRNFER HR. -TRNMIION GTE PLIT OF URRENT RO TRNMIION GTE FOR LOGI- ND LOGI- INPUT LOGI- T INPUT LOGI- T INPUT With switches, we can consider three states for an output: Logic- Logic- High Impedance = = = = Path exists for Logic- and Logic- when the switch is LOED. / OUTPUT = / High impedance is a state where the switch is OPEN. / OUTPUT = R.M. Dansereau; v.. R.M. Dansereau; v.. HPTER II- WITH NETWORK HIGH IMPEDNE (2) MO WITH NETWORK -HIGH IMPEDNE HPTER II-2 WITH NETWORK INVERTER (NOT) MO WITH NETWORK -HIGH IMPEDNE nother way of thinking of switches is as follows Path exists for Logic- and Logic- when the switch is LOED, meaning that the impedance/resistance is small enough to allow amply flow of current. OURE = LOED DRIN OURE «KΩ DRIN High impedance is a state where the switch is OPEN, meaning that the impedance/resistance is very large allowing nearly no current flow. PULL-DOWN PULL-UP = OURE = OPEN DRIN OURE» MΩ DRIN This network inverts the binary input value. R.M. Dansereau; v.. R.M. Dansereau; v..
3 HPTER II-3 WITH NETWORK NND NETWORK MO WITH NETWORK -HIGH IMPEDNE -INVERTER HPTER II-4 WITH NETWORK NOR NETWORK WITH NETWORK -HIGH IMPEDNE -INVERTER -NND NETWORK = = + PULL-DOWN PULL-UP PULL-DOWN PULL-UP R.M. Dansereau; v.. R.M. Dansereau; v.. HPTER II-5 WITH NETWORK ND NETWORK WITH NETWORK -INVERTER -NND NETWORK -NOR NETWORK HPTER II-6 WITH NETWORK OR NETWORK WITH NETWORK -NND NETWORK -NOR NETWORK -ND NETWORK NND INVERTER = NOR INVERTER = + R.M. Dansereau; v.. R.M. Dansereau; v..
4 HPTER II-7 WITH NETWORK XOR NETWORK WITH NETWORK -NOR NETWORK -ND NETWORK -OR NETWORK HPTER II-8 WITH NETWORK XNOR NETWORK WITH NETWORK -ND NETWORK -OR NETWORK -XOR NETWORK = + = + an this be implemented without the extra inverter at the output? nswer: Yes! R.M. Dansereau; v.. R.M. Dansereau; v.. HPTER II-2 WITH NETWORK FUNTION IMPLEMENTTION WITH NETWORK -XOR NETWORK -XNOR NETWORK -PULL-UP/PULL-DOWN HPTER II-2 WITH NETWORK EXMPLE PULL-UP WITH NETWORK -XNOR NETWORK -PULL-UP/PULL-DOWN -FUN. IMPLEMENTTION Most oolean functions can be easily implemented using switches. The basic rules are as follows Pull-up section of switch network Use complements for all literals in expression Use only pmo devices Form series network for an ND operation Form parallel network for an OR operation Pull-down section of switch network Use complements for all literals in expression Use only nmo devices Form parallel network for an ND operation Form series network for an OR operation To implement the oolean function given below, the following pull-up network could be designed. F = E( D + ( + ) ) D E F R.M. Dansereau; v.. R.M. Dansereau; v..
5 HPTER II-22 WITH NETWORK EXMPLE PULL-DOWN WITH NETWORK -PULL-UP/PULL-DOWN -FUN. IMPLEMENTTION -EXMPLE PULL-UP HPTER II-23 WITH NETWORK OMPLETED EXMPLE WITH NETWORK -FUN. IMPLEMENTTION -EXMPLE PULL-UP -EXMPLE PULL-DOWN To complete the switch design, the pull-down section for the oolean function must also be designed. Putting the pull-up and pull-down pieces together gives the following MO switch implementation of the oolean function. F = E( D + ( + ) ) D E F PULL-UP PULL-DOWN E D E F = E( D + ( + ) ) Notice how ND and OR become OR and ND circuits, respectively. D R.M. Dansereau; v.. R.M. Dansereau; v.. Fabrication Materials MO ubthreshold Region ubthreshold Region I ds, V gs V ubthreshold current is due to reverse bias leakage current of diode between diffusion and substrate EE 36 Lecture 2 3
6 MO Linear Region The inversion layer (channel) is symmetric, until: MO Linear Region Transverse electric field distorts the channel V 2 ds I ds = β ( V gs V t )V ds O V 2 ds V gs V t V 2 ds I ds = β ( V gs V t )V ds O V 2 ds V gs V t EE 36 Lecture 2 4 EE 36 Lecture 2 5 MO aturation Region hannel is pinched off when V gs V t V ds Photolithographic Process ilicon dioxide UV Radiation Photoresist (Negative ) ilicon hadow of mask feature ( a ) ( b ) Photo mask with opaque feature Hardened Photoresist ( c ) Photoresist stripped ( d ) ilicon dioxide etched where exposed urrent is swept through depletion region electric field after leaving channel. ( e ) EE 36 Lecture 2 6
7 Layout Example: MO Inverter Layout Example: MO Inverter et Pitch (place well and power/ground busses) dd Transistors (active, select, and poly) EE 36 Lecture 4 3 EE 36 Lecture 4 4 Layout Example: MO Inverter Layout Example: MO Inverter Make onnections (poly, metal, and cuts) dd ubstrate and Well ontacts EE 36 Lecture 4 5 EE 36 Lecture 4 6
8 Layout Example: MO Inverter Design Rules Minimum eparation [] Intralayer (all layers) Interlayer (active to poly/well/select) From Transistor Minimum Width (all layers) [] Minimum Overlap [] Past Transistor (poly, active) round ontact ut (all contacted layers) round ctive (well, select) Exact ize (contact cuts) [D] dd External Wiring and Resize EE 36 Lecture 4 7 EE 36 Lecture 3 3 Width/pacing Design Rules MO Inverter EE 36 Lecture 3 5
9 MO NND Gate MO NOR Gate Example: NND Gate (Vertical) Example: NND Gate (Horizontal) EE 36 Lecture 5 2 EE 36 Lecture 5 3
10 omplex Gates Euler Paths The gate function does not need to be primitive, or symmetric ny f ( x) may be implemented lgorithm:. put f ( x) in form with only ND, OR, and literals (use DeMorgans). 2. compute f using generalized DeMorgan s Theorem 3. construct complimentary networks using transistors in series for ND, and transistors in parallel for OR Note: There are many correct networks due to commutivity Out Mapping MO ircuits to Graphs ircuit Nodes Map to Graph Vertices Transistors Map to Graph Edges omplementary ircuit Networks Map to Dual Graphs V dd Gnd O t Out EE 36 Lecture 5 5 EE 36 Lecture 5 6 Euler Paths Describing an Euler Path Gnd V dd Out While an ordered list of edges only suffice to denote an Euler path, a complete description is an ordered list of nodes and edges For example: Path = {V dd,, I,, Out,, V dd } This form is useful for layout purposes Finding Euler Paths Out order =,, Find ll Euler Paths Find an n and a p Euler Path with Identical Labeling If No Identical Labeling, reak the Path Minimally EE 36 Lecture 5 7 EE 36 Lecture 5 8
11 Euler Path to Layout Map Euler Paths to MO Layout Place usses Place Transistors omplete Wiring tandard ell Layout In general, when laying out standard cells or other custom gate designs, there may not exist a Euler Path e.g., ( + D)E tandard cells for a particular process (e.g.,.35u HP MO) need not follow lamda spacing rules There are companies whose sole purpose is the creation and maintenance of standard cell libraries ustom layout is very time-intensive and laborious for large chips; therefore, custom layout is typically done only for critical paths Read hapters 3, 4 and 7 of Wolf EE 36 Lecture 5 9 EE 36 Lecture 5 omplex Gate vs Network of Gates omplex gate implementation of F ab c d omplex Gate vs Network of Gates Network of NND2/INV implementation
12 asic ells asic ells (cont) -bit M adder -bit register -bit logic unit 2x4 decoder it lice asic locks -bit adder + -bit logic unit 4 registers 4 registers + adder + logic unit = bit-slice will be stacked 6 times 4x6-bit registers, 6-bit adder, 6-bit logic unit
13 Matrix olver (2K) Matrix olver (2K) adence Encounter: placement ( sec), routing (2 sec) rea = 72x72um (45nm library), used 6 metal layers M M2 M3 M4 M5 M6 Matrix olver (2K) GDII shots: manufacturing-ready pecify all intra-cell details 32-bit Processor (2.7M) Placement took 739 sec, routing took 474 sec rea = xum, used metal layers
14 32-bit Processor (2.7M) 32-bit Processor (2.7M) M M2 M3 M7 M8 M9 M4 M5 M6 M Placement omparison Runtime: sec vs 739 sec Routing omparison Runtime: 2 sec vs 474 sec 2K 2.7M 2K 2.7M
VLSI Design. Static CMOS Logic
VLSI esign Static MOS Logic [dapted from Rabaey s igital Integrated ircuits, 2002, J. Rabaey et al.] EE4121 Static MOS Logic.1 ZLM Review: MOS Process at a Glance efine active areas Etch and fill trenches
More informationLayout - Line of Diffusion. Where are we? Line of Diffusion in General. Line of Diffusion in General. Stick Diagrams. Line of Diffusion in General
Where are we? Lots of Layout issues Line of diffusion style Power pitch it-slice pitch Routing strategies Transistor sizing Wire sizing Layout - Line of Diffusion Very common layout method Start with a
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More information! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! Standard Cells. ! CMOS Process Enhancements
EE 570: igital Integrated Circuits and VLI Fundamentals Lec 3: January 18, 2018 MO Fabrication pt. 2: esign Rules and Layout Lecture Outline! MO evice Layout! Inverter Layout! Gate Layout and tick iagrams!
More informationOutcomes. Spiral 1 / Unit 8. DeMorgan s Theorem DEMORGAN'S THEOREM. Transistor Implementations CMOS Logic Gates
18.1 18.2 Spiral 1 / Unit 8 Transistor Implementations MOS Logic Gates Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd hapter 5 Floyd, Digital Fundamentals, th ed 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved ombinational Logic ircuits
More informationLogic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1
Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The
More informationPHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Integrated Circuit Layers MOSFETs CMOS Layers Designing FET Arrays EE 432 VLSI Modeling and Design 2 Integrated Circuit Layers
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationSynthesis of Combinational Logic
Synthesis of ombinational Logic 6.4 Gates F = xor Handouts: Lecture Slides, PS3, Lab2 6.4 - Spring 2 2/2/ L5 Logic Synthesis Review: K-map Minimization ) opy truth table into K-Map 2) Identify subcubes,
More informationIntroduction to Computer Engineering EECS 203 dickrp/eecs203/ Grading scheme. Review.
Introduction to Computer Engineering EECS 203 http://ziyang.eecs.northwestern.edu/ dickrp/eecs203/ Grading scheme Instructor: Robert Dick Office: 77 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298
More informationSpiral Content Mapping. Spiral 1 / Unit 8. Outcomes DEMORGAN'S THEOREM. Transistor Implementations CMOS Logic Gates
18.1 18.2 Spiral ontent Mapping Spiral Theory ombinational esign Sequential esign System Level esign Implementation and Tools Project Spiral 1 / Unit 8 Transistor Implementations MOS Logic Gates Performance
More informationCHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT
CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER CONTENTS 3.1 Introduction to Basic Gates 3.2 Analysing A Combinational Logic Circuit 3.3 Design A Combinational Logic Circuit From Boolean Expression
More informationSpiral 1 / Unit 8. Transistor Implementations CMOS Logic Gates
18.1 Spiral 1 / Unit 8 Transistor Implementations CMOS Logic Gates 18.2 Spiral Content Mapping Spiral Theory Combinational Design Sequential Design System Level Design Implementation and Tools Project
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationIntegrated Circuits & Systems
Federal University of Santa atarina enter for Technology omputer Science & Electronics Engineering Integrated ircuits & Systems INE 5442 Lecture 16 MOS ombinational ircuits - 2 guntzel@inf.ufsc.br Pass
More informationLogic Restructuring Revisited. Glitching in an RCA. Glitching in Static CMOS Networks
Logic Restructuring Revisited Low Power VLSI System Design Lectures 4 & 5: Logic-Level Power Optimization Prof. R. Iris ahar September 8 &, 7 Logic restructuring: hanging the topology of a logic network
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationMOSFETS: Gain & non-linearity
MOFET: ain & non-linearity source gate Polysilicon wire Heavily doped (n-type or p-type) diffusions W Inter-layer io 2 insulation Very thin (
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationChapter 4 Logic Functions and Gates
Chapter 4 Logic Functions and Gates CHPTER OJECTIVES Upon successful completion of this chapter, you will be able to: Describe the basic logic functions: ND, OR, and NOT. Draw simple switch circuits to
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 7. LECTURE: LOGIC CIRCUITS II: FET, MOS AND CMOS
DIGITL TECHNICS II Dr. álint Pődör Óbuda University, Microelectronics and Technology Institute 7. LECTURE: LOGIC CIRCUITS II: FET, MOS ND CMOS 2nd (Spring) term 2015/2016 1 7. LECTURE: LOGIC CIRCUITS II:
More informationECE520 VLSI Design. Lecture 11: Combinational Static Logic. Prof. Payman Zarkesh-Ha
EE520 VLSI esign Lecture 11: ombinational Static Logic Prof. Payman Zarkesh-Ha Office: EE ldg. 230 Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 eview of Last
More informationCS/ECE 5710/6710. Composite Layout
CS/ECE 5710/6710 Introduction to Layout Inverter Layout Example Layout Design Rules Composite Layout Drawing the mask layers that will be used by the fabrication folks to make the devices Very different
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory Lecture #2 by Dr. Choon Kim CSE Department, UCSD chk034@eng.ucsd.edu Lecture #2 1 Digital Technologies CPU(Central Processing Unit) GPU(Graphics Processing
More informationEE100Su08 Lecture #16 (August 1 st 2008)
EESu8 Lecture #6 (ugust st 28) OUTLINE Project next week: Pick up kits in your first lab section, work on the project in your first lab section, at home etc. and wrap up in the second lab section. USE
More informationLecture 9: Cell Design Issues
Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Variation. Variation. Process Corners.
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 3, 2012 Layout and Area Today Coping with Variation (from last time) Layout Transistors Gates Design rules Standard
More informationEECE 481. MOS Basics Lecture 2
EECE 481 MOS Basics Lecture 2 Reza Molavi Dept. of ECE University of British Columbia reza@ece.ubc.ca Slides Courtesy : Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA) 1 PN Junction and
More informationSticks Diagram & Layout. Part II
Sticks Diagram & Layout Part II Well and Substrate Taps Substrate must be tied to GND and n-well to V DD Metal to lightly-doped semiconductor forms poor connection called Shottky Diode Use heavily doped
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationEE 330 Lecture 19. Bipolar Devices
330 Lecture 19 ipolar Devices Review from last lecture n-well n-well n- p- Review from last lecture Metal Mask A-A Section - Section Review from last lecture D A A D Review from last lecture Should now
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit
More informationLecture 15 Analysis of Combinational Circuits
Lecture 15 Analysis of Combinational Circuits Designing Combinational Logic Circuits A logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step
More informationVLSI Design I; A. Milenkovic 1
E 66 dvanced VLI Design dder Design Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) [dapted from Rabaey s Digital
More informationLayout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.
Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationIntroduction to CMOS VLSI Design (E158) Lecture 9: Cell Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture
More informationLearning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT
2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as
More informationLecture 2: Digital Logic Basis
Lecture 2: Digital Logic Basis Xufeng Kou School of Information Science and Technology ShanghaiTech University 1 Outline Truth Table Basic Logic Operation and Gates Logic Circuits NOR Gates and NAND Gates
More informationLecture 0: Introduction
Introduction to CMOS VLSI Design Lecture : Introduction David Harris Steven Levitan Harvey Mudd College University of Pittsburgh Spring 24 Fall 28 Administrivia Professor Steven Levitan TA: Bo Zhao Syllabus
More information+1 (479)
Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuit-level Modeling, Design, and Optimization for Digital Systems Today! PN Junction! MOS Transistor Topology! Threshold Lec 7: September 16, 2015 MOS Transistor Operating Regions Part 1! Operating
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More informationNotes. (Subject Code: 7EC5)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes VLSI DESIGN NOTES (Subject Code: 7EC5) Prepared By: MANVENDRA SINGH Class: B. Tech. IV Year, VII
More informationVLSI Design I; A. Milenkovic 1
E/EE, E 5 VLI Design I L: dder Design Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe5-f
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationCMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff.
CMOS Technology 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates poly pdiff metal ndiff Handouts: Lecture Slides L03 - CMOS Technology 1 Building Bits from Atoms V in V
More informationGeneral Structure of MOS Inverter
General Structure of MOS Inverter Load V i Drive Department of Microelectronics and omputer Science, TUL Digital MOS ircuits Families Digital MOS ircuits PMOS NMOS MOS BiMOS Depletion mode load Enhancement
More informationLECTURE 14. (Guest Lecturer: Prof. Tsu-Jae King) Last Lecture: Today:
LECTURE 14 (uest Lecturer: Prof. Tsu-Jae King) Last Lecture: emiconductors, oping PN Junction iodes iode tructure and I vs. V characteristics iode Circuits Today: N-Channel MOFET tructure The MOFET as
More informationEE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.
EE 434 ASIC and Digital Systems Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Preliminaries VLSI Design System Specification Functional Design RTL
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationEE 330 Lecture 7. Design Rules. IC Fabrication Technology Part 1
EE 330 Lecture 7 Design Rules IC Fabrication Technology Part 1 Review from Last Time Technology Files Provide Information About Process Process Flow (Fabrication Technology) Model Parameters Design Rules
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules Reference: Uyemura, John P. "Introduction to
More informationCombinational Logic. Prof. MacDonald
Combinational Logic Prof. MacDonald 2 Input NOR depletion NFET load l Pull Down Network can pull OUT down if either or both inputs are above Vih consequently the NOR function. l Depletion NFET could really
More informationEE 330 Lecture 5. Basic Logic Circuits Complete Logic Family Other Logic Styles. complex logic gates
EE 330 Lecture 5 asic Logic Circuits Complete Logic Family Other Logic Styles complex logic gates Review from Last Time The key patents that revolutionized the electronics field: Jack Kilby (34 years old
More informationVLSI Logic Structures
VLSI Logic Structures Ratioed Logic Pass-Transistor Logic Dynamic CMOS Domino Logic Zipper CMOS Spring 25 John. Chandy inary Multiplication + x Multiplicand Multiplier Partial products Result Spring 25
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers
More informationLaboratory #5 BJT Basics and MOSFET Basics
Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments
More informationELEC Digital Logic Circuits Fall 2015 Logic Synthesis (Chapters 2-5)
ELE 2200-002 igital Logic ircuits Fall 2015 Logic Synthesis (hapters 2-5) Vishwani. grawal James J. anaher Professor epartment of Electrical and omputer Engineering uburn University, uburn, L 36849 http://www.eng.auburn.edu/~vagrawal
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationProgrammable Logic Arrays (PLAs)
Programmable Logic Regular logic Programmable Logic rrays Multiplexers/ecoders ROMs Field Programmable Gate rrays Xilinx Vertex Random Logic Full ustom esign S 5 - Fall 25 Lec. #3: Programmable Logic -
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple
More information2-Bit Magnitude Comparator Design Using Different Logic Styles
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 1 ǁ January. 2013 ǁ PP.13-24 2-Bit Magnitude Comparator Design Using Different Logic
More informationEE141-Fall 2009 Digital Integrated Circuits
EE141-Fall 2009 Digital Integrated Circuits Lecture 2 Integrated Circuit Basics: Manufacturing and Cost 1 1 Administrative Stuff Discussions start this Friday We have a third GSI Richie Przybyla, rjp@eecs
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design Fall Notes - Unit 3
EECTRIC ND COMPUTER ENGINEERING DEPRTMENT, OKND UNIVERITY ECE-7: Digital ogic Design all 7 IMPEMENTTION TECNOOGY Notes - Unit 3 OGIC EVE: ogic values are represented by TRUE or E. In digital circuits,
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC
More informationEE 330 Lecture 5. Other Logic Styles. Improved Device Models. complex logic gates pass transistor logic
EE 330 Lecture 5 Other Logic Styles complex logic gates pass transistor logic Improved evice Models Review from Last Time MOS Transistor Qualitative iscussion of n-channel Operation Source Gate rain rain
More informationProgrammable Logic Arrays (PLAs)
Programmable Logic! Regular logic " Programmable Logic rrays " Multiplexers/ecoders " ROMs! Field Programmable Gate rrays " Xilinx Vertex Random Logic Full ustom esign S 5 - Spring 27 Lec. #3: Programmable
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationCHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES
CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage
More informationMOSFET in ON State (V GS > V TH )
ndian nstitute of Technology Jodhpur, Year 08 Analog Electronics (ourse ode: EE34) ecture 8 9: MOSFETs, Biasing ourse nstructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in Webpage: http://home.iitj.ac.in/~sptiwari/
More information