A Stereo Audio Delta-Sigma DAC with 40-kHz Bandwidth and 103-dB SNR
|
|
- Melina McGee
- 5 years ago
- Views:
Transcription
1 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.6, DECEMBER, 2018 ISSN(Prin) hps://doi.org/ /jsts ISSN(Online) A Sereo Audio Dela-Sigma DAC wih 40-kHz Bandwidh and 103-dB SNR Han Yang, Jun Soo Cho, Yujin Park, Hyunjong Kim, and Suhwan Kim Absrac A wide-band and low-noise sereo delasigma (ΔΣ) digial-o-analog converer (DAC) for audio applicaions is proposed. A muli-bi quanizer wih daa-weighed averaging is used o reduce quanizaion noise and a half-band finie impulse response filer is designed o increase he speed of he ΔΣ modulaor. A direc-charge-ransfer swichedcapacior DAC and a rack-and-hold circui wih a deglich iming are used o improve he operaing speed and he lineariy of he audio DAC. The chip is fabricaed wih a 0.13-μm CMOS process, which uses he supply volages of 1.2 V for he digial domain and 3.3 V for he analog domain. The experimenal resuls show ha our audio DAC achieves 40-kHz bandwidh, 103-dB A-weighed signal-o-noise raio, and - 85-dB oal harmonic disorion and noise. Index Terms Digial-o-analog converer, low-noise, wide-band, dela-sigma modulaor, swichedcapacior circuis I. INTRODUCTION Recenly, as he marke for arificial inelligen speakers has expanded and become popular, high-qualiy audio coder-decoder (CODEC) is required. The delasigma (ΔΣ) digial-o-analog converer (DAC), one of he key componens of he CODEC, is essenial for generaing high-performance audio signals wih a signalo-noise raio (SNR) over 100 db [1-3]. An ani-aliasing Manuscrip received Mar. 20, 2018; acceped Nov. 5, 2018 Elecrical Engineering, Seoul Naional Univ., Seoul, Korea suhwan@snu.ac.kr filer (AAF) is needed o reduce ou-of-band noise (OBN). A low-sampling rae requires a high-order seep filer. However, making he roll-off very seep can cause phase shif or resonan peaks. Sampling a higher frequencies allows he AAF o be implemened above he audible frequency range, hus alleviaing filer design condiions. In oher words, 96 khz or 192 khz sampling frequency is used for beer sound qualiy [4, 5]. An audio ΔΣ DAC is composed of a digial fron-end (DFE) and an analog oupu sage. The DFE consiss of a frequency inerpolaion filer and a ΔΣ modulaor. The digial inpu signal is up-sampled wih an oversampling raio (OSR) in he inerpolaion filer. And he ΔΣ modulaor suppresses he quanizaion noise by noiseshaping. Muli-level modulaion reduces he quanizaion noise more han 1-bi modulaion [3, 6]. Bu i requires a dynamic elemen maching (DEM) such as daa-weighed averaging (DWA) o suppress he nonlineariies caused by he mismach among elemens [7, 8]. Increasing he OSR also helps o achieve high SNR by spreading he quanizaion noise over a wider frequency band. However, his requires faser, more power-inensive digial processing which is cosly. The analog oupu sage consiss of an inernal DAC and a reconsrucion low-pass filer (LPF). I produces an analog audible signal and filers OBN. There are wo ways o implemen: a curren-seering [2, 3] and a swiched-capacior (SC) [9, 10]. The curren-seering ype has he advanages of low-power consumpion and small area, bu i is very sensiive o clock jier. To achieve low-power consumpion as well as he clock jier insensiiviy, a direc-charge-ransfer SC DAC (DCT-SC DAC) [11, 12] is presened. However, if he oupu of he SC DAC is in non-reurn-o-zero (NRZ)
2 686 HAN YANG e al : A STEREO AUDIO DELTA-SIGMA DAC WITH 40-kHz BANDWIDTH AND 103-dB SNR Righ-Channel Lef-Channel Sereo Digial Inpu fs 20 Digial Fron-End Inerpolaion Filer 64fs 20 ΔΣ Modulaor 64fs 5 Thermomeer Decoder & DWA 64fs 30 Analog Oupu Sage Inernal DAC Track-and- Hold Reconsrucion Filer Sereo Analog Oupu Fig. 1. Block diagram of he proposed sereo audio dela-sigma DAC. forma, whose oupu is no rese periodically, inersymbol inerference (ISI) issues can occur. The ISI is caused by dynamic error sources such as incomplee oupu seling and remained charge a parasiic capaciances [6]. The inernal DAC of reurn-o-zero (RZ) formaed oupu is less sensiive o he ISI, bu here is anoher problem of reduced signal power and increased harmonic disorion when he oupu is applied direcly o he LPF. In his paper, we propose a 40-kHz bandwidh and 103-dB SNR audio DAC fabricaed in he 0.13-μm CMOS process. To achieve hese performances, a 64 inerpolaion filer and a 5 h -order ΔΣ modulaor wih a 5- bi quanizer using a digial half-band finie impulse response (FIR) filer is designed in he DFE. The DCT- SC DAC wih he opimal bias curren analysis of he opamp enhances he operaing speed. Also, he inernal DAC wih RZ-formaed oupu reduces he ISI. A rackand-hold (T/H) circui wih deglich iming [13] also improves he signal power and he lineariy. The res of his paper is organized as follows: Secion II shows he archiecure of our audio ΔΣ DAC sysem. In secion III, proposed circui and analysis are described. Secion IV and V show he experimenal resuls and conclusion. II. ARCHITECTURE Fig. 1 shows he block diagram of he proposed audio ΔΣ DAC which consiss of he DFE and he analog oupu sage. In he DFE, he frequency of he 20-bi inpu signal is increased by he inerpolaion filer as insering zero samples beween he inpu daa [16]. Then he digial FIR filer removes he aliases and smoohens he zero-padded daa. The sampled inpu signal a 96 khz is up-sampled by a facor of OSR which is 64 wih 2 sages of cascaded FIR filers and a sample-and-hold regiser. V V Digial Inpu NRZ Analog Oupu Digial Inpu RZ Analog Oupu (a) (b) ISI Errors No ISI Error Fig. 2. Oupu waveform and ISI errors of (a) NRZ ype DAC, (b) RZ ype DAC. The in-band noise is suppressed by he oversampling and noise-shaping principle of he digial ΔΣ modulaor. To expand he inpu signal bandwidh up o he 40 khz, he sampling rae of he ΔΣ modulaor f s is se o 96 khz. The operaing clock of he ΔΣ modulaor f clk is MHz wih he OSR of 64. A 5-bi quanizer is used in our ΔΣ modulaor o reduce he quanizaion noise, suppress he idle ones, and improve he sabiliy of he ΔΣ modulaion loop. The mismach among he quanizers is averaged by DWA echnique [7, 8], which scrambles he 30-bi oupu codes of he hermomeer decoder. The inernal DAC convers he decoded and shuffled 30-bi digial hermomeer codes ino a coninuousampliude signal. The DCT-SC DAC has advanages such as less sensiiviy o clock jier noise and elemen mismaches compared o he curren-seering DAC [11, 12]. The oupu of he inernal DAC is RZ forma ha is robus o he ISI [6]. As shown in Fig. 2(a), he NRZ forma oupu can cause differen oupus wih he same
3 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.6, DECEMBER, b D in f s =96 khz f s Zero Inserion 2f s Half-Band FIR Filer 2f s Zero Inserion 4f s Half-Band FIR Filer 4f s 16X Sample-and-Hold 64f s D ou (a) x[n] f(0) f(1) f(2) f(l-2) f(l-1) y[n] Fig. 3. (a) Signal flow diagram of he inerpolaion filer, (b) block diagram of he half-band FIR filer. (b) inpus due o he incomplee seling or memory effecs. However, he RZ forma oupu guaranees he same oupus for he same inpus by placing rese inervals on each inpu samples as shown in Fig. 2(b). I only causes a gain error, which can be easily correced laer. The oupu of he inernal DAC is sampled and applied o he reconsrucion filer. The reconsrucion filer is ypically implemened as LPF. This can be implemened as off-chip [12, 13] or on-chip [10, 14]. If he coninuous-ime LPF is followed by he discree-ime SC inernal DAC, he signal power is reduced by he periodic oupu rese of he inernal DAC. This problem does no occur when he inernal DAC is implemened by a coninuous-ime curren-adjusmen inernal DAC. To overcome his problem wihou losing he SC circui advanages such as good ISI and device maching characerisics, we added a T/H circui wih deglich iming beween he inernal DAC and he reconsrucion LPF [15]. A Sallen-Key ype filer realizes a 2 nd -order LPF o suppress OBN over 40 khz. The reduced quanizaion noise of he 5-bi quanizer and 64 OSR relaxes he LPF specificaions. Two idenical singleended 2 nd -order Sallen-Key filers are designed in each channel ha can drive a 20-k Ω and 5-pF off-chip load. III. CIRCUIT IMPLEMENTATION 1. Digial Fron-end Fig. 3(a) shows he frequency inerpolaion process of he 20-bi digial inpu signal which is sampled a f s of Table 1. Specificaions of 1 s /2 nd half-band filers Parameer Value Order 144 Oversampling raio 2 Passband ripple db Sopband Sopband aenuaion f s -110 db 96 khz. The inerpolaion filer consiss of 2 sages of cascaded half-band FIR filers [17] and a sample-andhold regiser. Firs, zeros are insered beween adjacen digial daa of he inpu signal o generae a wice sampling frequency signal. As shown in Fig. 3(b), he generaed signal is smoohened by he half-band FIR filer ha removes imaginary componens. Table 1 shows he specificaions of he 1 s and 2 nd half-band FIR filers ha are idenical. The order of he half-band FIR filer is 144, bu he calculaion is performed 72 imes using 36 coefficiens. The quadruple sampling frequency signal afer wo sages of cascaded half-band FIR filers is applied o he sample-and-hold regiser a a 16 imes upsampling rae. The final oversampled oupu daa is hen generaed a a frequency of 64f s, which is MHz. Fig. 4 shows he archiecure of he 5 h -order digial ΔΣ modulaor. The signal and noise ransfer funcions of he ΔΣ modulaor pass he audio-band signal up o 40 khz and move he quanizaion noise o he ou-of-band. The coefficiens, a 1 o a 5, and b 1 are implemened by mulipliers and he delay unis in he inegraors are realized by regisers. The up-sampled signals are runcaed by he 5-bi quanizers. To alleviae he
4 688 HAN YANG e al : A STEREO AUDIO DELTA-SIGMA DAC WITH 40-kHz BANDWIDTH AND 103-dB SNR 30-bi Thermomeer Decoder D IN b 1 1 z 1 z 1 DWA D OUT 5-bi Quanizer a1 a2 a3 a4 a5 Fig. 4. The archiecure of he 5 h -order digial ΔΣ modulaor. D IN 30 V REFP V REFN V REFP V REFN V REFP V REFN sum din[29:0] din[29:0] ou 30 elemens cap array sum sum 30 elemens cap array ou Φ2 din[29]*φ1d din[29]*φ1d Φ2 din[28]*φ1d din[28]*φ1d din[0]*φ1d din[0]*φ1d disorion problems caused by elemen mismaches in he inernal DAC, he 31-level hermomeer code convered from 5-bi daa is shuffled by he DWA. I selecs he elemens sequenially according o he inpu, which resuls in averaging he mismach among elemens of he inernal DAC. 2. Analog Oupu Sage C s[29] C s[28] C s[0] Fig level DCT-SC DAC. Φ2 Fig. 5 shows he fully-differenial 31-level DCT-SC DAC design. The uni capaciors C s [29:0] sampled a V REFP or V REFN depending on he digial inpus a Φ 1, and are fed back a Φ 2 o produce an analog oupu Φ 1 Φ1 ou Φ 2 Φ 2 Φ 1 Φ 1D Φ 2 Φ 1 C f C f Φ 1 Ou+ Ou- value. The oal feedback capaciance a Φ 2 is (C s +C f ) where he C f is a fixed feedback capacior. Due o he naure of he SC circui, he clock jier has negligible effecs on he inernal DAC performance unless he edges of he non-overlapping clocks, Φ 1 and Φ 2, are no swapped. In he capacior array, Φ 1D, whose falling edge is delayed from Φ 1, is used for he boom-plae sampling. Oherwise, any on-resisance mismach among swiches ha urn on a Φ 1D in he capacior array can cause signal-dependen disorions due o charge injecions or hermal noise unbalances. The hermomeerdecoded and shuffled digial inpus from he DFE reduce he mismach of C s [29:0] and improve he lineariy. By reusing he sampling capaciors as feedback capaciors, he power consumpion o charge or discharge he feedback capaciors is decreased. The auo-zeroing swich beween he opamp inpu and he oupu removes he offse and low-frequency flicker noise even if hey vary wih emperaure change or aging. The size of capaciors is deermined by he kt/c noise conribuion. The analog oupu volage of he inernal DAC is as follows: 29 1 V = å D [ n] C ( V - V ) (1) C + C = OUT IN s REFP REFN s f n 0 In our design, he sampling rae of he DCT-SC DAC is MHz, which is muliplied by he OSR of 64 a he Nyquis sampling frequency of 96 khz. The uni capaciance is 628 ff for boh C s and C f, so ha heir raio becomes consisen agains process variaions. The oal sampling capaciance is 18.8 pf provided by 30 uni capaciors, and he C f is 22.6 pf. V REFN is acually ground level and V REFP is 3.3 V ha is he same as he analog supply volage, and he differenial oupu swing is 3.0 V pp.
5 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.6, DECEMBER, C2 ID VBP ID VBP IN+ Φ3 R1 R2 Ou+ Cs C1 VCP VCP VOUT- VOUT+ VIN+ VCN Cs C1 VIN- IN- Ou- Φ3 R1 R2 VCMFB VCMFB C2 (a) (a) V VOUT,DAC VOUT,T/H Φ1 VOUT,Filer w/o T/H Φ2 VOUT,Filer w/ T/H V OUT Φ3 Slew Linear Seling VOUT,T/H V arge V slew V dynamic_error (b) VOUT,DAC Glich when Φ3=Φ2 Fig. 7. (a) A block diagram, (b) oupu waveforms, (c) clock iming diagram of he T/H and he 2 nd -order Sallen-Key filer. (c) slew lin (b) Fig. 6. (a) Differenial folded-cascode OTA, (b) oupu seling behavior of he OTA. se I D = CL Rb ( - ) se -ln 2 slew -B ( ) (3) Fig. 6(a) depics he differenial folded-cascode operaional ransconducance amplifier (OTA) used in he inernal DAC. The bias curren I D of he OTA should be large enough o diminish he oal harmonic disorion (THD) bu should be small o minimize he overall chip power dissipaion. Alhough he DCT-SC DAC is a power-efficien srucure, we have furher opimized he curren consumpion of he OTA. Fig. 6(b) shows he oupu seling ime of he OTA ha consiss of slew region and linear seling region. The required bias curren for he slew region is deermined by load capaciance C L, slewing volage V slew, and slewing ime slew as follows: I C V L slew D = (2) slew The required bias curren for he linear seling region is deermined by load capaciance C L, reurn facor b, arge effecive resoluion B, oal seling ime se, and g m /I D raio R as follows: From (3) and (4) slew is calculaed as follows: slew Vslew Rb se = (4) - ln 2 + V Rb -B ( ) slew The opimal bias curren I D of he OTA is hen compued by subsiuing slew ino eiher (2) or (3). The image componens produced by he inernal DAC are removed, and he audio oupu signal is generaed by he 2 nd -order Sallen-Key filer as shown in Fig. 7(a). The sampling capacior C s is 6 pf o suppress he kt/c noise and he 3-dB bandwidh is 400 khz o pass he inpu signal frequency up o 40 khz. The filer is designed wih a drivabiliy of 20-k Ω and 5-pF load and a differenial oupu swing of 3.0 V pp. The qualiy facor is designed o be 0.5 considering lile signal droop. Since he inernal DAC is an RZ ype whose oupu is rese a Φ 1, applying he oupu of he inernal DAC direcly o he LPF diminishes he signal power by 6 db since i averages boh he meaningful inpu signal and rese values. To overcome his problem, he T/H circui is
6 690 HAN YANG e al : A STEREO AUDIO DELTA-SIGMA DAC WITH 40-kHz BANDWIDTH AND 103-dB SNR Tes Board 2230 μm Inernal DAC (L-ch) 1600 μm Inerpolaion Filer and ΔΣ Modulaor (L/R-ch) T/H and LPF (L-ch) Inernal DAC (R-ch) T/H and LPF (R-ch) Inerpolaor + ΔΣ Modulaor Sereo Audio DAC Chip Sereo Balanced Connecors Righ-channel (R-ch) OUT+ Lef-channel (R-ch) OUT- Inernal DAC (L-ch) OUT+ (L-ch) OUT- I2S Conrol Audio Analyzer Daa Fig. 8. Die micrograph. Fig. 10. Measuremen seup. Fig. 9. PCB board. Fig. 11. Measuremen environmen. insered beween he inernal DAC and he LPF. As shown in Fig. 7(b), he oupu signal is improved by 6 db when he T/H circui is used compared o he case when he T/H circui is no used. There is anoher facor ha degrades he lineariy performance of he audio DAC. If Φ 2 is used for he T/H sampling swich, oupu gliches occur because he reconsrucion filer racks he incompleely seled inpu signal as shown in Fig. 7(c). To solve his issue, deglich iming clock Φ3 is used for he T/H circui operaion. The rising edge of Φ3 is laer han Φ 2 o wai unil he oupu of he inernal DAC is seled sufficienly. To ensure seling of more han 99 % of he inernal DAC oupu, Φ3 goes high afer Φ 2 goes high wih a delay ime ( slew + 5 ), where slew and are he slew ime and he ime consan of he inernal DAC, respecively. The falling edge of Φ3 is slighly faser han ha of Φ 2 o ensure ha he oupu of he inernal DAC is no rese. The T/H circui is designed o be eiher acivaed or bypassed o verify he validiy of he circui and he deglich iming. IV. EXPERIMENTAL RESULTS Fig. 8 is a die micrograph fabricaed in 0.13-μm CMOS process, and he chip has wo idenical channels for sereo audio signal processing wih he acive area of 2,230 μm 1,600 μm. The DFE is synhesized ino a single block for wo channels. Fig. 9 is a es PCB board wih he fabricaed chip in he cener. Fig. 10 and 11 shows he measuremen seup. Digial inpu signals are applied o our audio DAC chip wih he iner-ic sound (I2S) forma. The analog oupu signals are conneced o he audio analyzer hrough sereo balanced connecors. The measured in-band specrum wih - 12-dBFS inpu signal is shown in Fig. 12. The fas Fourier ransform (FFT) is performed wih 16,384 poins. The black-colored graph indicaes he FFT specrum of he proposed audio DAC using T/H circui and deglich iming. The gray-colored graph is he FFT specrum when he oupu signal of he inernal DAC is direcly conneced o he LPF bypassing he T/H circui. Thanks o he T/H circui and he deglich iming, he signal
7 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.6, DECEMBER, Table 2. Performance summary and comparison No using T/H nor deglich iming clock Using T/H and deglich iming clock Fig. 12. Measured in-band specrum wih a - 12 dbfs inpu signal. Process [10] [14] This work 0.13 μm CMOS 0.13 μm CMOS 0.13 μm CMOS Supply Volage (V) 1.2/ / /3.3 Bandwidh (Hz) 20 20k 20 20k 20-40k Sampling Frequency (khz) Operaing Clock Frequency (MHz) Oupu Swing (V pp,diff) SNR (db(a)) THD+N (db) Power Consumpion (mw) FOM SNR 9.76E E E+11 Fig. 13. Measured THD+N according o he inpu signal power. ±0.6 db ± 0.6 db as he inpu frequency changes from 20 o 45 khz a he 96-kHz sampling rae. The proposed audio DAC achieves 103-dB A-weighed SNR a a 1-kHz inpu and consumes 41.4 mw per channel. Table 2 summarizes he performance and compares wih oher sereo audio DACs ha are fabricaed in μm CMOS process. The figure of meri (FOM) of he audio DAC is defined as FOM SNR =SNR BW/Power [18]. The oal power consumpion of our chip is larger han oher sudies in Table 2, bu i is caused by he 2x higher bandwidh as you can see he FOM SNR is beer han [10]. The higher FOM SNR of [14] is due o is low supply volage which resuls in he smaller oupu swing han ours. V. CONCLUSIONS Fig. 14. Measured oupu volage according o he inpu signal frequency. power is increased from - 18 dbv o - 12 dbv and he THD+N is reduced from db o db. Fig. 13 shows he measured THD+N performance when he inpu signal power is swep from o 0 dbfs. Fig. 14 show ha he oupu signal ampliude varies wihin A wide-band and low-noise sereo ΔΣ DAC for audio applicaion is proposed. To increase he inpu bandwidh, a half-band FIR filer is designed in he ΔΣ modulaor. The 5 h -order ΔΣ modulaor wih 5-bi quanizer is realized o improve SNR performance. In he analog oupu sage, power efficien DCT-SC DAC is used as an inernal DAC and he opimum curren consumpion is analyzed considering he slew and he linear seling region. The T/H circui wih deglich iming racks he RZ-formaed oupu of he inernal DAC well wih negligible signal loss and harmonic disorions. The 2 nd - order Sallen-Key filer is implemened as a reconsrucion filer. The circui is fabricaed wih μm CMOS process which uses he supply volage of 1.2
8 692 HAN YANG e al : A STEREO AUDIO DELTA-SIGMA DAC WITH 40-kHz BANDWIDTH AND 103-dB SNR V and 3.3 V for digial and analog domain, respecively. The proposed circui achieves 40-kHz inpu bandwidh, 103-dB A-weighed SNR, and - 85-dB THD+N wih a - 12-dBFS inpu signal a 1 khz. REFERENCES [1] Yong-Hee Lee e al., "A 1.3-mW per-channel 103- db SNR sereo audio DAC wih class-d headphones amplifier in 65nm CMOS," 2008 IEEE Symposium on VLSI Circuis, Honolulu, HI, 2008, pp [2] R. Hezar e al., "A 110dB SNR and 0.5mW curren-seering audio DAC implemened in 45nm CMOS," 2010 IEEE Inernaional Solid-Sae Circuis Conference - (ISSCC), San Francisco, CA, 2010, pp [3] H. Weserveld, D. Schinkel and E. van Tuijl, "15.3 A 115dB-DR audio DAC wih 61dBFS ou-ofband noise," 2015 IEEE Inernaional Solid-Sae Circuis Conference - (ISSCC) Diges of Technical Papers, San Francisco, CA, 2015, pp [4] R. C. C. Cheung, K. P. Pun, S. C. L. Yuen, K. H. Tsoi and P. H. W. Leong, "An FPGA-based reconfigurable 24-bi 96kHz sigma-dela audio DAC," Proceedings IEEE Inernaional Conference on Field-Programmable Technology (FPT) (IEEE Ca. No.03EX798), Tokyo, Japan, 2003, pp [5] Nikkilä, Seppo. "Inroducing wireless organic digial audio: a mulichannel sreaming audio nework based on IEEE sandards." Audio Engineering Sociey Conference: 44h Inernaional Conference: Audio Neworking. Audio Engineering Sociey, [6] L. Risbo, R. Hezar, B. Kelleci, H. Kiper and M. Fares, "A 108dB-DR 120dB-THD and 0.5Vrms oupu audio DAC wih iner-symbol-inerferenceshaping algorihm in 45nm CMOS," 2011 IEEE Inernaional Solid-Sae Circuis Conference, San Francisco, CA, 2011, pp [7] O. Nys and R. K. Henderson, "A 19-bi low-power mulibi sigma-dela ADC based on daa weighed averaging," in IEEE Journal of Solid-Sae Circuis, vol. 32, no. 7, pp , Jul [8] R. T. Baird and T. S. Fiez, "Lineariy enhancemen of mulibi ΔΣ A/D and D/A converers using daa weighed averaging," in IEEE Transacions on Circuis and Sysems II: Analog and Digial Signal Processing, vol. 42, no. 12, pp , Dec [9] S. Woo and J. K. Cho, "A Swiched-Capacior Filer Wih Reduced Sensiiviy o Reference Noise for Audio-Band Sigma Dela D/A Converers," in IEEE Transacions on Circuis and Sysems II: Express Briefs, vol. 63, no. 4, pp , Apr [10] V. Colonna, M. Annovazzi, G. Boarin, G. Gandolfi, F. Sefani and A. Baschiroo, "A 0.22-mm mw per-channel audio sereo-dac wih 97-dB DR and 39-dB SNRou," in IEEE Journal of Solid-Sae Circuis, vol. 40, no. 7, pp , Jul [11] I. Fujimori and T. Sugimoo, "A 1.5 V, 4.1 mw dual-channel audio dela-sigma D/A converer," in IEEE Journal of Solid-Sae Circuis, vol. 33, no. 12, pp , Dec [12] I. Fujimori, A. Nogi and T. Sugimoo, "A mulibi dela-sigma audio DAC wih 120-dB dynamic range," in IEEE Journal of Solid-Sae Circuis, vol. 35, no. 8, pp , Aug [13] J. Yang, X. Wu and J. Zhao, "A RC reconsrucion filer for a 16-bi audio dela-sigma DAC," 2012 IEEE 11h Inernaional Conference on Solid-Sae and Inegraed Circui Technology, Xi'an, 2012, pp [14] Y. h. Lee, M. y. Choi, S. b. You, W. s. Yeum, H. j. Park and J. w. Kim, "A 4mW per-channel 101dB- DR Sereo Audio DAC wih Transformed Quanizaion Srucure," IEEE Cusom Inegraed Circuis Conference 2006, San Jose, CA, 2006, pp [15] Y. Park, H. Yang, H. Kim, J. S. Cho and S. Kim, "Low noise oupu sage for oversampling audio DAC," h IEEE Inernaional Sysem-on-Chip Conference (SOCC), Beijing, 2015, pp [16] A. V. Oppenheim and R. W. Schafer, Discree- Time Signal Processing, Englewood Cliffs, NJ, USA: Prenice-Hall, [17] J. Zhao, X. Wu and M. Zhao, "A digial fron-end of 16-bi audio dela-sigma DAC wih improved CSE mehod and novel DWA," 10h IEEE Inernaional NEWCAS Conference, Monreal, QC, 2012, pp [18] S. Rabii and B. A. Wooley, "A 1.8-V digial-audio sigma-dela modulaor in 0.8-μm CMOS," in IEEE Journal of Solid-Sae Circuis, vol. 32, no. 6, pp , Jun
9 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.6, DECEMBER, Han Yang received he B.S. and M.S. degrees in he deparmen of elecrical engineering from Seoul Naional Universiy, Seoul, Souh Korea, in 2005 and 2008, respecively. He developed CMOS image sensor readou circuis in Samsung Elecronics from 2008 o He received he Ph.D. degree in he deparmen of elecrical and compuer engineering from he Seoul Naional Universiy, Seoul, Souh Korea, in Since Sep. 2018, he has been working CMOS image sensor readou circuis in Samsung Elecronics. His research ineress include ADCs, DACs, and sensor readou circuis. Jun Soo Cho received he B.S. and M.S. degrees in indusrial engineering from Korea Universiy, Seoul, Souh Korea, in 1999 and 2001, respecively, and he Ph.D. degree in elecrical engineering and compuer science from he Seoul Naional Universiy, Seoul, Souh Korea, in From 2001 o 2014, he was wih Neofideliy, Inc., Seoul Korea and developed audio digial amplifiers and sysems. He is currenly an Indusry-Universiy Collaboraion Professor in Seoul Naional Universiy, Seoul, Souh Korea. His research ineress include low-power, high-resoluion analog and mixed-signal inegraed circuis, including high-fideliy audio ADC and DAC, and relaed sysems. Yujin Park received he B.S. and M.S. degrees in semiconducor science from Dongguk Universiy, Seoul, Korea, in 2003 and 2005, respecively. From 2005 o 2008, he was wih Magnachip Semiconducor, Seoul, Korea. In 2008, he joined Samsung Elecronics and developed CMOS image sensor. He received he Ph.D. degree in he deparmen of elecrical and compuer engineering from he Seoul Naional Universiy, Seoul, Souh Korea, in His research ineress are in analog and mixed-signal inegraed circuis and sysems. Hyunjong Kim received he B.S. degree in he deparmen of elecrical and compuer engineering from Seoul Naional Universiy, Seoul, Korea, in He is currenly working owards he Ph.D. degree a he Seoul Naional Universiy, Seoul, Korea. His research ineress are in analog and mixed-signal inegraed circuis and sysems. Suhwan Kim received he B.S. and M.S. degrees in elecrical engineering and compuer science from Korea Universiy, Seoul, Korea, in 1990 and 1992, respecively, and he Ph.D. degree in elecrical engineering and compuer science from he Universiy of Michigan, Ann Arbor MI, in From 1993 o 1999, he was wih LG Elecronics, Seoul Korea. From 2001 o 2004, he was a Research Saff Member in IBM T. J. Wason Research Cener, Yorkown Heighs NY, USA. In 2004, he joined Seoul Naional Universiy, Seoul, Souh Korea, where he is currenly a Professor of Elecrical and Compuer Engineering. His research ineress include analog and mixed-signal inegraed circuis, high-speed I/O circuis, and silicon-phoonic inegraed circuis. Dr. Kim has received he 1991 Bes Suden Paper Award of he IEEE Korea Secion and he Firs Prize (Operaional Caegory) in he VLSI Design Cones of he 2001 ACM/IEEE Design Auomaion Conference, he Bes Paper Award of he 2009 Korean conference on semiconducors, and he 2011 Bes Paper Award of he Inernaional Symposium on Low-Power Elecronics and Design. He served as a gues edior for he IEEE Journal of Solid-Sae Circuis special issue on he IEEE Asian Solid-Sae Circuis Conference. He has also served as he Organizing Commiee Chair for IEEE Asian Solid Sae Conference and General Co-chair and Technical Program Chair for he IEEE Inernaional Sysem-on-Chip (SoC) Conference. He has paricipaed muliple imes on he Technical Program Commiee of he IEEE Inernaional SOC Conference, he Inernaional Symposium on Low-Power Elecronics and Design, he IEEE Asian Solid-Sae Circuis Conference, and he IEEE Inernaional Solid-Sae Circuis Conference.
An Open-Loop Class-D Audio Amplifier with Increased Low-Distortion Output Power and PVT-Insensitive EMI Reduction
Paper 8-6 An Open-Loop Class-D Audio Amplifier wih Increased Low-Disorion Oupu Power and PVT-Insensiive EMI Reducion Shih-Hsiung Chien 1, Li-Te Wu 2, Ssu-Ying Chen 2, Ren-Dau Jan 2, Min-Yung Shih 2, Ching-Tzung
More informationAccurate Tunable-Gain 1/x Circuit Using Capacitor Charging Scheme
Accurae Tunable-Gain 1/x Circui Using Capacior Charging Scheme Byung-Do Yang and Seo Weon Heo This paper proposes an accurae unable-gain 1/x circui. The oupu volage of he 1/x circui is generaed by using
More informationP. Bruschi: Project guidelines PSM Project guidelines.
Projec guidelines. 1. Rules for he execuion of he projecs Projecs are opional. Their aim is o improve he sudens knowledge of he basic full-cusom design flow. The final score of he exam is no affeced by
More informationFROM ANALOG TO DIGITAL
FROM ANALOG TO DIGITAL OBJECTIVES The objecives of his lecure are o: Inroduce sampling, he Nyquis Limi (Shannon s Sampling Theorem) and represenaion of signals in he frequency domain Inroduce basic conceps
More informationCommunication Systems. Department of Electronics and Electrical Engineering
COMM 704: Communicaion Lecure : Analog Mulipliers Dr Mohamed Abd El Ghany Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg nroducion Nonlinear operaions on coninuous-valued analog signals are ofen
More informationECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)
ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114
More informationA Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor
90 Journal of Power Elecronics, Vol. 5, No. 3, July 005 JPE 5-3-3 A Conrol Technique for 0Hz DC Oupu Ripple-Volage Suppression Using BIFRED wih a Small-Sized Energy Sorage Capacior Jung-Bum Kim, Nam-Ju
More informationMemorandum on Impulse Winding Tester
Memorandum on Impulse Winding Teser. Esimaion of Inducance by Impulse Response When he volage response is observed afer connecing an elecric charge sored up in he capaciy C o he coil L (including he inside
More informationPhase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c
Inernaional Symposium on Mechanical Engineering and Maerial Science (ISMEMS 016 Phase-Shifing Conrol of Double Pulse in Harmonic Eliminaion Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi i1, c
More informationInvestigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method
Invesigaion and Simulaion Model Resuls of High Densiy Wireless Power Harvesing and Transfer Mehod Jaber A. Abu Qahouq, Senior Member, IEEE, and Zhigang Dang The Universiy of Alabama Deparmen of Elecrical
More informationEE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling
EE 330 Lecure 24 Amplificaion wih Transisor Circuis Small Signal Modelling Review from las ime Area Comparison beween BJT and MOSFET BJT Area = 3600 l 2 n-channel MOSFET Area = 168 l 2 Area Raio = 21:1
More informationEXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK
EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK INTRODUCTION: Much of daa communicaions is concerned wih sending digial informaion hrough sysems ha normally only pass analog signals. A elephone line is such
More informationProceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017
on Mechanical, Elecrical and Medical Inelligen Sysem 7 Consan On-ime Conrolled Four-phase Buck Converer via Saw-oohwave Circui and is Elemen Sensiiviy Yi Xiong a, Koyo Asaishi b, Nasuko Miki c, Yifei Sun
More informationISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8
ISSCC 27 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 29.8 A 3GHz Swiching DC-DC Converer Using Clock- Tree Charge-Recycling in 9nm CMOS wih Inegraed Oupu Filer Mehdi Alimadadi, Samad Sheikhaei,
More informationSignal Characteristics
Signal Characerisics Analog Signals Analog signals are always coninuous (here are no ime gaps). The signal is of infinie resoluion. Discree Time Signals SignalCharacerisics.docx 8/28/08 10:41 AM Page 1
More information4 20mA Interface-IC AM462 for industrial µ-processor applications
Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha
More informationDevelopment of Temporary Ground Wire Detection Device
Inernaional Journal of Smar Grid and Clean Energy Developmen of Temporary Ground Wire Deecion Device Jing Jiang* and Tao Yu a Elecric Power College, Souh China Universiy of Technology, Guangzhou 5164,
More informationOptical Short Pulse Generation and Measurement Based on Fiber Polarization Effects
Opical Shor Pulse Generaion and Measuremen Based on Fiber Polarizaion Effecs Changyuan Yu Deparmen of Elecrical & Compuer Engineering, Naional Universiy of Singapore, Singapore, 117576 A*STAR Insiue for
More informationEXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER
EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER INTRODUCTION: Being able o ransmi a radio frequency carrier across space is of no use unless we can place informaion or inelligence upon i. This las ransmier
More informationSolid-state Timer H3CT
Solid-sae Timer H3CT DIN 48 x 48-mm Sandard Size Analog Timer Wide ime range (for 4 series of models); 0.1 s o 30 hrs. Wih H3CT-8H models, he oupu ype can be swiched beween ime limi DPDT and ime limi SPDT
More informationAutomatic Power Factor Control Using Pic Microcontroller
IDL - Inernaional Digial Library Of Available a:www.dbpublicaions.org 8 h Naional Conference on Advanced Techniques in Elecrical and Elecronics Engineering Inernaional e-journal For Technology And Research-2017
More informationA Navigation-Grade MEMS Accelerometer based on a Versatile Front End
A Navigaion-Grade MEMS Acceleromeer based on a Versaile Fron End Marc Pasre, Maher Kayal STI IEL ELab EPFL Lausanne, Swizerland Hanspeer Schmid IME FHNW Windisch, Swizerland Pascal Zwahlen, Yufeng Dong,
More information4.5 Biasing in BJT Amplifier Circuits
4/5/011 secion 4_5 Biasing in MOS Amplifier Circuis 1/ 4.5 Biasing in BJT Amplifier Circuis eading Assignmen: 8086 Now le s examine how we C bias MOSFETs amplifiers! f we don bias properly, disorion can
More informationLECTURE 1 CMOS PHASE LOCKED LOOPS
Lecure 01 (8/9/18) Page 1-1 Objecive LECTURE 1 CMOS PHASE LOCKED LOOPS OVERVIEW Undersand he principles and applicaions of phase locked loops using inegraed circui echnology wih emphasis on CMOS echnology.
More informationLinear PFC regulator for LED lighting with the multi-level structure and low voltage MOSFETs.
Linear PFC regulaor for lighing wih he muli-level srucure and low volage MOSFETs. Yuichi Noge Nagaoka Universiy of Technology Niigaa, Japan noge@sn.nagaokau.ac.jp Jun-ichi Ioh Nagaoka Universiy of Technology
More informationReceiver Architectures
27/Dec/26 1 Receiver Archiecures Image-Rejec Receivers Shif-by-9 o For narrowband signal: sin cos +j /2 +j (a) T / 4 X = j j /2 G( ) = j sgn( ) 1/2 (b) Figure 5.23 Shif by 9 o in (a) ime and (b) frequency
More informationA1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.
2 Full Wave Recifier Aim: To Design and seup a full wave recifier. Componens Required: Diode(1N4001)(4),Resisor 10k,Capacior 56uF,Breadboard,Power Supplies and CRO and ransformer 230V-12V RMS. + A1 K B1
More informationPower losses in pulsed voltage source inverters/rectifiers with sinusoidal currents
ree-wheeling diode Turn-off power dissipaion: off/d = f s * E off/d (v d, i LL, T j/d ) orward power dissipaion: fw/t = 1 T T 1 v () i () d Neglecing he load curren ripple will resul in: fw/d = i Lavg
More informationA New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method
Proceedings of he 8h WSEAS Inernaional Conference on ELECTRIC POWER SYSTEMS, HIGH VOLTAGES, ELECTRIC MACHINES (POWER '8) A New Volage Sag and Swell Compensaor Swiched by Hyseresis Volage Conrol Mehod AMIR
More informationDiodes. Diodes, Page 1
Diodes, Page 1 Diodes V-I Characerisics signal diode Measure he volage-curren characerisic of a sandard signal diode, he 1N914, using he circui shown below. The purpose of he back-o-back power supplies
More informationLecture 11. Digital Transmission Fundamentals
CS4/MSc Compuer Neworking Lecure 11 Digial Transmission Fundamenals Compuer Neworking, Copyrigh Universiy of Edinburgh 2005 Digial Transmission Fundamenals Neworks consruced ou of Links or ransmission
More informationTable of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)
Table of Conens 3.0 SMPS Topologies 3.1 Basic Componens 3.2 Buck (Sep Down) 3.3 Boos (Sep Up) 3.4 nverer (Buck/Boos) 3.5 Flyback Converer 3.6 Curren Boosed Boos 3.7 Curren Boosed Buck 3.8 Forward Converer
More informationDead Zone Compensation Method of H-Bridge Inverter Series Structure
nd Inernaional Conference on Elecrical, Auomaion and Mechanical Engineering (EAME 7) Dead Zone Compensaion Mehod of H-Bridge Inverer Series Srucure Wei Li Insiue of Elecrical Engineering and Informaion
More informationECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009
ECMA-373 2 nd Ediion / June 2012 Near Field Communicaion Wired Inerface (NFC-WI) Reference number ECMA-123:2009 Ecma Inernaional 2009 COPYRIGHT PROTECTED DOCUMENT Ecma Inernaional 2012 Conens Page 1 Scope...
More informationA Harmonic Circulation Current Reduction Method for Parallel Operation of UPS with a Three-Phase PWM Inverter
160 Journal of Power Elecronics, Vol. 5, No. 2, April 2005 JPE 5-2-9 A Harmonic Circulaion Curren Reducion Mehod for Parallel Operaion of U wih a Three-Phase Inverer Kyung-Hwan Kim, Wook-Dong Kim * and
More informationChapter 1: Introduction
Second ediion ober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder.. Inroducion o power processing.. Some applicaions of power elecronics.3. Elemens of power elecronics Summary of he course.
More informationA 159 µw, Fourth Order, Feedforward, Multi-bit Sigma-Delta Modulator for 100 khz Bandwidth Image Sensors in 65-nm CMOS Process
RADIOENGINEERING, VOL. 27, NO. 2, JUNE 2018 519 A 159 µw, Fourh Order, Feedforward, Muli-bi Sigma-Dela Modulaor for 100 khz Bandwidh Image Sensors in 65-nm CMOS Process Mudasir BASHIR, Sreehari RAO PATRI,
More informationA Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method
A Bidirecional Three-Phase Push-Pull Converer Wih Dual Asymmeral PWM Mehod Minho Kwon, Junsung Par, Sewan Choi, IEEE Senior Member Deparmen of Elecral and Informaion Engineering Seoul Naional Universiy
More informationEE201 Circuit Theory I Fall
EE1 Circui Theory I 17 Fall 1. Basic Conceps Chaper 1 of Nilsson - 3 Hrs. Inroducion, Curren and Volage, Power and Energy. Basic Laws Chaper &3 of Nilsson - 6 Hrs. Volage and Curren Sources, Ohm s Law,
More informationSolid-state Multi-functional Timer
Solid-sae Muli-funcional Timer Eigh operaing modes (H3DE-M) and four operaing modes (H3DE-S) cover a wide range of applicaions. Programmable conac enables he building of a self-holding relay circui (-
More informationChapter 2 Summary: Continuous-Wave Modulation. Belkacem Derras
ECEN 44 Communicaion Theory Chaper Summary: Coninuous-Wave Modulaion.1 Modulaion Modulaion is a process in which a parameer of a carrier waveform is varied in accordance wih a given message (baseband)
More informationIndustrial, High Repetition Rate Picosecond Laser
RAPID Indusrial, High Repeiion Rae Picosecond Laser High Power: RAPID is a very cos efficien, compac, diode pumped Nd:YVO4 picosecond laser wih 2 W average power a 1064 nm. Is 10 ps-pulses have high pulse
More informationChapter 4: Angle Modulation
Tes 2 Review Tes 2 Review Professor Deepa Kundur Universiy of Torono Reference: Secions: 4.1, 4.2, 4.3, 4.4, 4.6, 4.7, 4.8 of 5.1, 5.2, 5.3, 5.4, 5.5 6.1, 6.2, 6.3, 6.4, 6.5, 6.6 S. Haykin and M. Moher,
More informationChapter 4: Angle Modulation
Tes 2 Review Tes 2 Review Professor Deepa Kundur Universiy of Torono Reference: Secions: 4.1, 4.2, 4.3, 4.4, 4.6, 4.7, 4.8 of 5.1, 5.2, 5.3, 5.4, 5.5 6.1, 6.2, 6.3, 6.4, 6.5, 6.6 S. Haykin and M. Moher,
More informationPulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib
5h Inernaional Conference on Environmen, Maerials, Chemisry and Power Elecronics (EMCPE 016 Pulse Train Conrolled PCCM Buck-Boos Converer Ming Qina, Fangfang ib School of Elecrical Engineering, Zhengzhou
More informationChapter 2 Introduction: From Phase-Locked Loop to Costas Loop
Chaper 2 Inroducion: From Phase-Locked Loop o Cosas Loop The Cosas loop can be considered an exended version of he phase-locked loop (PLL). The PLL has been invened in 932 by French engineer Henri de Belleszice
More informationDATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03
DISCRETE SEMICONDUCTORS DATA SHEET M3D176 Supersedes daa of April 1996 File under Discree Semiconducors, SC01 1996 Sep 03 FEATURES Hermeically sealed leaded glass SOD27 (DO-35) package High swiching speed:
More informationAn Improved Zero-Voltage-Transition Technique in a Single-Phase Active Power Factor Correction Circuit
An Improved Zero-lage-Transiion Technique in a Single-Phase Acive Power Facor Correcion Circui Suriya Kaewarsa School of Elecrical Engineering, Rajamangala Universiy of Technology Isan Sakon Nakhon Campus,
More informationORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF
www.addmek.com DESCRIPTI is a PWM power ED driver IC. The driving curren from few milliamps up o 1.5A. I allows high brighness power ED operaing a high efficiency from 4Vdc o 40Vdc. Up o 200KHz exernal
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se #8 C-T Sysems: Frequency-Domain Analysis of Sysems Reading Assignmen: Secion 5.2 of Kamen and Heck /2 Course Flow Diagram The arrows here show concepual
More informationMX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones
DATA BULLETIN MX629 DELTA MODULATION CODEC mees Mil-Sd-188-113 Feaures Mees Mil-Sd-188-113 Single Chip Full Duplex CVSD CODEC On-chip Inpu and Oupu Filers Programmable Sampling Clocks 3- or 4-bi Companding
More informationStudy on the Wide Gap Dielectric Barrier Discharge Device Gaofeng Wang
Sudy on he Wide Gap Dielecric Barrier Discharge Device Gaofeng Wang School of Informaion Engineering, Zhengzhou Universiy, Zhengzhou 450001, China 932167312@qq.com Keywords: DBD; Wide air gap; Plasma body;
More informationMultiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability
Muliple Load-Source Inegraion in a Mulilevel Modular Capacior Clamped DC-DC Converer Feauring Faul Toleran Capabiliy Faisal H. Khan, Leon M. Tolber The Universiy of Tennessee Elecrical and Compuer Engineering
More informationA Novel Concept for Transformer Volt Second Balancing of a VIENNA Rectifier III Based on Direct Magnetizing Current Measurement
A Novel Concep for ransformer Vol Second Balancing of a VIENNA Recifier III Based on Direc Magneizing Curren Measuremen Franz Sögerer Johann W. Kolar Uwe Drofenik echnical Universiy Vienna Dep. of Elecrical
More informationAN303 APPLICATION NOTE
AN303 APPLICATION NOTE LATCHING CURRENT INTRODUCTION An imporan problem concerning he uilizaion of componens such as hyrisors or riacs is he holding of he componen in he conducing sae afer he rigger curren
More informationUniversal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B
COMPETENCE IN MEASUREMENT Universal microprocessor-based ON/OFF and P programmable conroller MS8122A MS8122B TECHNICAL DESCRIPTION AND INSTRUCTION FOR USE PLOVDIV 2003 1 I. TECHNICAL DATA Analog inpus
More informationControl and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters
Conrol and Proecion Sraegies for Marix Converers Dr. Olaf Simon, Siemens AG, A&D SD E 6, Erlangen Manfred Bruckmann, Siemens AG, A&D SD E 6, Erlangen Conrol and Proecion Sraegies for Marix Converers To
More informationInternational Journal of Electronics and Electrical Engineering Vol. 4, No. 2, April Supercapacitors
Inernaional Journal of Elecronics and Elecrical Engineering Vol. 4, No., April 16 Equalizaion Chargers Using Parallel- or SeriesParallel-Resonan Inverer for Series-Conneced Supercapaciors Yifan Zhou and
More informationProgrammable DC Electronic Loads 8600 Series
Daa Shee Programmable DC Elecronic Loads The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and
More informationComparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers
Comparaive Analysis of he arge and Small Signal Responses of "AC inducor" and "DC inducor" Based Chargers Ilya Zelser, Suden Member, IEEE and Sam Ben-Yaakov, Member, IEEE Absrac Two approaches of operaing
More informationDesign of High-linearity Delay Detection Circuit for 10-Gb/s Communication System in 65-nm CMOS
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Prin) 1598-1657 hps://doi.org/10.5573/jsts.2017.17.6.742 ISSN(Online) 2233-4866 Design of High-lineariy Delay Deecion
More informationFamily of Single-Inductor Multi-Output DC-DC Converters
PEDS009 Family of Single-Inducor Muli-Oupu DC-DC Converers Ray-ee in Naional Cheng Kung Universiy No., a-hseuh Road ainan Ciy, aiwan rayleelin@ee.ncku.edu.w Chi-Rung Pan Naional Cheng Kung Universiy No.,
More informationDesign And Implementation Of Multiple Output Switch Mode Power Supply
Inernaional Journal of Engineering Trends and Technology (IJETT) Volume Issue 0-Oc 0 Design And Implemenaion Of Muliple Oupu Swich Mode Power Supply Ami, Dr. Manoj Kumar Suden of final year B.Tech. E.C.E.,
More informationESD. What is ESD? Lightning to the buildings. ESD to IC s. ESD protection circuit for IC s. Lightning Rod for Buildings
007/Dec/9 Wha is ESD? ESD ElecroSaic Discharge ESD is a high-curren (~mps) and shor-duraion ime (~ns) even ESD even due o ribo-elecrically generaed charges. ESD o IC s Lighning o he buildings ESD proecion
More informationPower Efficient Battery Charger by Using Constant Current/Constant Voltage Controller
Circuis and Sysems, 01, 3, 180-186 hp://dx.doi.org/10.436/cs.01.304 Published Online April 01 (hp://www.scirp.org/journal/cs) Power Efficien Baery Charger by Using Consan Curren/Consan olage Conroller
More informationSynchronization of single-channel stepper motor drivers reduces noise and interference
hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,
More informationGaN-HEMT Dynamic ON-state Resistance characterisation and Modelling
GaN-HEMT Dynamic ON-sae Resisance characerisaion and Modelling Ke Li, Paul Evans, Mark Johnson Power Elecronics, Machine and Conrol group Universiy of Noingham, UK Email: ke.li@noingham.ac.uk, paul.evans@noingham.ac.uk,
More informationRITEC, Inc. 60 Alhambra Rd., Suite 5 Warwick, RI (401) FAX (401) Powerful Ultrasonic Research Tool. A Modular Approach
RITEC RAM-5 Versaile Compuer Conrolled Ulrasonic Sysem: Modular Approach allows Cusomizaion o Specific Experimenal Requiremens. High Power RF Burs Oupus as high as 5 kilowas for frequencies o 7 MHz. Three
More informationProgrammable DC Electronic Load 8600 Series
Daa Shee Programmable DC Elecronic Load The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and
More informationThe design of an improved matched filter in DSSS-GMSK system
Journal of Physics: Conference Series PAPER OPEN ACCESS The design of an improved mached filer in DSSS-GMSK sysem To cie his aricle: Mao Wei-ong e al 16 J. Phys.: Conf. Ser. 679 1 View he aricle online
More informationAleksandrs Andreiciks, Riga Technical University, Ingars Steiks, Riga Technical University, Oskars Krievs, Riga Technical University
Scienific Journal of Riga Technical Universiy Power and Elecrical Engineering Curren-fed Sep-up DC/DC Converer for Fuel Cell Applicaions wih Acive Overvolage Clamping Aleksandrs Andreiciks, Riga Technical
More informationDisribued by: www.jameco.com 1-800-831-4242 The conen and copyrighs of he aached maerial are he propery of is owner. 16K-Bi CMOS PARALLEL E 2 PROM FEATURES Fas Read Access Times: 200 ns Low Power CMOS
More informationWrap Up. Fourier Transform Sampling, Modulation, Filtering Noise and the Digital Abstraction Binary signaling model and Shannon Capacity
Wrap Up Fourier ransorm Sampling, Modulaion, Filering Noise and he Digial Absracion Binary signaling model and Shannon Capaciy Copyrigh 27 by M.H. Perro All righs reserved. M.H. Perro 27 Wrap Up, Slide
More informationDirect Analysis of Wave Digital Network of Microstrip Structure with Step Discontinuities
Direc Analysis of Wave Digial Nework of Microsrip Srucure wih Sep Disconinuiies BILJANA P. SOŠIĆ Faculy of Elecronic Engineering Universiy of Niš Aleksandra Medvedeva 4, Niš SERBIA MIODRAG V. GMIROVIĆ
More informationUNIT IV DIGITAL MODULATION SCHEME
UNI IV DIGIAL MODULAION SCHEME Geomeric Represenaion of Signals Ojecive: o represen any se of M energy signals {s i (} as linear cominaions of N orhogonal asis funcions, where N M Real value energy signals
More informationDigital Communications - Overview
EE573 : Advanced Digial Communicaions Digial Communicaions - Overview Lecurer: Assoc. Prof. Dr Noor M Khan Deparmen of Elecronic Engineering, Muhammad Ali Jinnah Universiy, Islamabad Campus, Islamabad,
More informationA Sensitive Method to Measure the Integral Non-Linearity of a Digital-to-Time Converter based on Phase Modulation
A Sensiive Mehod o Measure he Inegral Non-ineariy of a Digial-o-Time Converer based on Phase Modulaion Claudia Palaella, Suden Member, IEEE, Eric A. M. Klumperink, Senior Member, IEEE, Jiayun (Zhiyu) u,
More informationADC Modeling for System Simulation
Linköping Sudies in Science and Technology Thesis No. 07 ADC Modeling for Sysem Simulaion Kalle Folkesson LiU-TEK-LIC-003:6 Deparmen of Elecrical Engineering Linköpings universie, SE-58 83 Linköping, Sweden
More informationObsolete Product(s) - Obsolete Product(s)
DUAL SWITCH-MODE SOLENOID DRIER HIGH CURRENT CAPABILITY (up o.5a per channel) HIGH OLTAGE OPERATI (up o 46 for power sage) HIGH EFFICIENCY SWITCHMODE OPERATI REGULATED OUTPUT CURRENT (adjusable) FEW EXTERNAL
More informationSolution of ECE 342 Test 2 S12
Soluion of ECE 342 Tes 2 S2. All quesions regarding superheerodyne receivers refer o his diagram. x c () Anenna B T < B RF < 2 f B = B T Oher Signals f c Mixer f Baseband x RFi RF () x RFo () () () x i
More informationf t 2cos 2 Modulator Figure 21: DSB-SC modulation.
4.5 Ampliude modulaion: AM 4.55. DSB-SC ampliude modulaion (which is summarized in Figure 21) is easy o undersand and analyze in boh ime and frequency domains. However, analyical simpliciy is no always
More informationBootstrap Gate Driver and Output Filter of An SC-based Multilevel Inverter for Aircraft APU
Asian Power Elecronics Journal, Vol. 9, No. 2, Dec. 215 Boosrap Gae Driver and Oupu Filer o An C-based Mulilevel Inverer or Aircra APU Yuanmao YE,K.W.Eric CHENG, N.C. Cheung Power Elecronics Research Cenre,
More informationIncreasing Measurement Accuracy via Corrective Filtering in Digital Signal Processing
ISSN(Online): 39-8753 ISSN (Prin): 347-67 Engineering and echnology (An ISO 397: 7 Cerified Organizaion) Vol. 6, Issue 5, ay 7 Increasing easuremen Accuracy via Correcive Filering in Digial Signal Processing
More informationPhoto Modules for PCM Remote Control Systems
Phoo Modules for PCM Remoe Conrol Sysems Available ypes for differen carrier frequencies Type fo Type fo TSOP223 3 khz TSOP2233 33 khz TSOP2236 36 khz TSOP2237 36.7 khz TSOP2238 38 khz TSOP224 4 khz TSOP2256
More informationMODEL: M6NXF1. POWER INPUT DC Power R: 24 V DC
Screw Terminal Ulra-Slim Signal Condiioners M6N Series FUNCTION MODULE (PC programmable) Funcions & Feaures Single inpu filer and funcion module 12 ypes of funcions are PC programmable 7.5-mm wide ulra-slim
More informationEE 40 Final Project Basic Circuit
EE 0 Spring 2006 Final Projec EE 0 Final Projec Basic Circui Par I: General insrucion 1. The final projec will coun 0% of he lab grading, since i s going o ake lab sessions. All oher individual labs will
More informationMODEL: M6SXF1. POWER INPUT DC Power R: 24 V DC
Tension-Clamp Ulra-Slim Signal Condiioners M6S Series FUNCTION MODULE (PC programmable) Funcions & Feaures Mainenance-free ension clamp connecion Single inpu filer and funcion module 12 ypes of funcions
More informationBOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR
BOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR D. Gerber, J. Biela Laboraory for High Power Elecronic Sysems ETH Zurich, Physiksrasse 3, CH-8092 Zurich, Swizerland Email: gerberdo@ehz.ch This
More information10. The Series Resistor and Inductor Circuit
Elecronicsab.nb 1. he Series esisor and Inducor Circui Inroducion he las laboraory involved a resisor, and capacior, C in series wih a baery swich on or off. I was simpler, as a pracical maer, o replace
More informationA NEW DUAL-POLARIZED HORN ANTENNA EXCITED BY A GAP-FED SQUARE PATCH
Progress In Elecromagneics Research Leers, Vol. 21, 129 137, 2011 A NEW DUAL-POLARIZED HORN ANTENNA EXCITED BY A GAP-FED SQUARE PATCH S. Ononchimeg, G. Ogonbaaar, J.-H. Bang, and B.-C. Ahn Applied Elecromagneics
More informationSimulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal
Open Access Library Journal 218, Volume 5, e4682 ISSN Online: 2333-9721 ISSN Prin: 2333-975 Simulai Analysis of DC-DC Circui Based Simulink in Inelligen Vehicle erminal Weiran Li, Guoping Yang College
More informationExplicit Transfer Function of RC Polyphase Filter for Wireless Transceiver Analog Front-End
Explici Transfer Funcion of RC Polyphase Filer for Wireless Transceiver Analog Fron-End H. Kobayashi, J. Kang, T. Kiahara, S. Takigami, H. Sadamura, Y. Niki, N. Yamaguchi EE Dep. unma Universiy, Japan
More informationDouble Tangent Sampling Method for Sinusoidal Pulse Width Modulation
Compuaional and Applied Mahemaics Journal 2018; 4(1): 8-14 hp://www.aasci.org/journal/camj ISS: 2381-1218 (Prin); ISS: 2381-1226 (Online) Double Tangen Sampling Mehod for Sinusoidal Pulse Widh Modulaion
More informationElectrical connection
Reference scanner Dimensioned drawing en 02-2014/06 50117040-01 200 500mm Disance on background/reference 10-30 V DC We reserve he righ o make changes DS_HRTR46Bref_en_50117040_01.fm Robus objec deecion
More informationAnalog Circuits EC / EE / IN. For
Analog Circuis For EC / EE / IN By www.hegaeacademy.com Syllabus Syllabus for Analog Circuis Small Signal Equivalen Circuis of Diodes, BJTs, MOSFETs and Analog CMOS. Simple Diode Circuis, Clipping, Clamping,
More informationCommunication Systems. Communication Systems
Communicaion Sysems Analog communicaion Transmi and receive analog waveforms Ampliude Modulaion (AM Phase Modulaion (PM Freq. Modulaion (FM Quadraure Ampliude Modulaion (QAM Pulse Ampliude Modulaion (PAM
More informationMX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information
-550V Full Bridge Gae Driver INTEGRATED CIRCUITS DIVISION Feaures Full Bridge Gae Driver Inernal High Volage Level Shif Funcion Negaive 550V Lamp Supply Volage 3V o 12V CMOS Logic Compaible 8V o 12V Inpu
More informationTSOP322.. IR Receiver Modules for Remote Control Systems VISHAY. Vishay Semiconductors
TSOP3.. IR Receiver Modules for Remoe Conrol Sysems Descripion The TSOP3.. - series are miniaurized receivers for infrared remoe conrol sysems. PIN diode and preamplifier are assembled on lead frame, he
More informationDevelopment of Pulse Width Modulation LED drive
ISSN 23069392, Inernaional Journal of Technology People Developing, Vol. 2, No. 3, DEC. 2012 Developmen of Pulse Widh Modulaion LED drive YuanPiao. Lee 1 ShihKuen. Changchien 2 ChainKuo Technology Universiy,
More informationA New Electronic Timer. P.L. Nonn and J.C. Sprott. February 1968 PLP 179. Plasma Studies. University of Wisconsin
A New Elecronic Timer by P.L. Nonn and J.C. Spro February 968 PLP 79 Plasma Sudies Universiy of Wisconsin n pulsed plasma experimens i is ofen pecessary o have rigger pulses a various adjusable imes. n
More information