III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices
|
|
- Jasper Walton
- 5 years ago
- Views:
Transcription
1 III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices Jesús A. del Alamo, Xin Zhao, Wenjie Lu, Alon Vardi Microsystems Technology Laboratories, MIT E 3 S Retreat September 7, 2017 Program leverage: SRC-GRC, Lam Research, Samsung, KIST 1
2 Goals and activities Demonstration of steep-subthreshold III-V vertical nanowire (VNW) transistors: Tunnel FETs SuperLattice-Source FETs Technology for sub-10 nm diameter VNW FETs: Etching technology Sidewall passivation Top contact Device integration Trapping and noise in VNW FETs (Xin Zhao) 2
3 Vertical nanowire FET: ultimate scalable transistor L L c spacer L g Vertical NW FET: uncouples footprint scaling from L g, L spacer, and L c scaling 3
4 1. Progress towards sub-10 nm InGaAs VNW-FETs MIT pursuing top-down approach for VNW fabrication Starting heterostructure: n+ InGaAs: 11 nm n+ InAs: 2 nm n+ In 0.7 Ga 0.3 As: 6 nm n+ InGaAs, 55 nm i InGaAs, 80 nm n+ InGaAs, 300 nm Top-down approach: flexible and manufacturable 4
5 Key enabling technologies: RIE + digital etch RIE = BCl 3 /SiCl 4 /Ar chemistry Digital Etch (DE) = self-limiting O 2 plasma oxidation + H 2 SO 4 or HCl oxide removal Radial etch rate=1 nm/cycle Sub-20 nm NW diameter Aspect ratio > 10 Smooth sidewalls RIE + 5 cycles DE Zhao, IEDM 2013 Zhao, EDL 2014 Zhao, IEDM
6 Alcohol-Based Digital Etch 8 nm InGaAs VNWs after 7 DE cycles: 10% HCl in DI water Yield = 0% 10% HCl in IPA Yield = 97% Broken NW Alcohol-based DE enables D < 10 nm Lu, EDL
7 Alcohol-Based Digital Etch 10% H 2 SO 4 in methanol D=5.5 nm with 90% yield First demonstration of D=5 nm diameter InGaAs VNW (Aspect Ratio > 40) Lu, EDL
8 III-V VNW MOSFET/TFET process flow New elements: 1. Alcohol-based digital etch 2. Ni contacts 3. Final RTA/FGA 8
9 D=30 nm Mo-contacted VNW MOSFETs I d (µa/µm) V gs = 0 V to 0.7 V in 0.1 V step R on = 1358 Ω µm Mo contact D = 30 nm 300 o C RTA (V) Single nanowire MOSFET: L ch = 80 nm 2.5 nm Al 2 O 3 (EOT = 1.25 nm) 300 o C N 2 RTA, 1 min S lin = 66 mv/dec (near ideal!) g m (µs/µm) I d (A/µm) V gs (V) 10-3 Mo contact 10-4 D = 30 nm 300 o C RTA =0.5 V g m,pk = 600 µs/µm Mo contact D = 30 nm 300 o C RTA =0.5 V =0.05 V S lin = 66 mv/dec S sat = 85 mv/dec DIBL = 67 mv/dec V gs (V) 9
10 Mo-contacted MOSFETs: Diameter Scaling g m,pk (µs/µm) = 0.5 V Mo, 300 C RTA R on (Ω µm) Data represent mean value of 3 devices D (nm) D (nm) D g m, R on due to top contact resistance Minimum D: 15 nm S lin (mv/dec) = 0.05 V D S (improved SCE) D (nm) 10
11 D = 7 nm Ni-contacted MOSFET I d (µa/µm) V gs = 0 V to 0.8 V in 0.1 V step R on = 1100 Ω µm Ni contact D = 7 nm 200 o C FGA (V) Single nanowire MOSFET: L ch = 80 nm 2.5 nm Al 2 O 3 (EOT = 1.25 nm) 200 o C FGA, 1 min g m,pk = 1700 V DD = 0.5 V Final FGA has huge impact! g m (µs/µm) I d (A/µm) =0.5 V g m,pk = 1700 µs/µm Ni contact D = 7 nm 200 o C FGA V gs (V) Ni contact =0.5 V D = 7 nm 200 o C FGA S lin /S sat = 85/90 mv/dec DIBL = 222 mv/dec Before FGA Before FGA =0.5 V =0.05 V =0.5 V V gs (V) 11
12 Ni-contacted MOSFETs: Diameter Scaling g m,pk (µs/µm) = 0.5 V Ni, 200 C FGA Mo, 300 C RTA R on (Ω µm) Data represent mean value of 3 devices D (nm) D (nm) D g m in spite of R on D S but worse than in Mo devices (T FGA <T RTA ) Minimum D: 7 nm S lin (mv/dec) = 0.05 V D (nm) 12
13 Benchmarking g m,pk (µs/µm) Target: D = 7 nm This work - Ni This work - Mo 1.2 V Si/Ge InGaAs This work - Mo This work - Ni 1 V Diameter (nm) g m,pk (µs/µm) This work - Ni This work - Mo Persson EDL 2010 Tomioka IEDM 2011 Tomioka Nature 2012 Persson DRC 2012 Berg IEDM 2015 Kilpi VLSI 2017 Ramesh VLSI 2016, = 0.4 V Zhao IEDM 2013 This work - Mo This work - Ni =0.5 V S sat (mv/dec) First sub-10 nm diameter VNWs in any material system Record performance at most scaled dimensions 13
14 2. Progress on low frequency noise in III-V VNW transistors 1 st generation TFETs, D = 50 m 2 nd generation TFETs, D = 40 m I d (A/µm) =0.05 V 77K 140K 190K 240K 300K V gs (V) I d (A/µm) K 235 K K 120 K K 80 K =0.05 V V gs (V) Suppressed interface trap-assisted tunneling Jump individual defects Goal: role of individual defects in MOSFETs & TFETs 14
15 Noise in array vs single VNW MOSFET 350n = 50 mv V gs = 0.3 V (peak g m ) 110μ = 50 mv V gs = 0.3 V (peak g m ) 300n 108μ I d (A) 250n I d (A) 106μ 200n 150n 100n Time [S] μ 102μ S-NW A-NW 1/f Time [S] SI d /I 2 d (Hz-1 ) nd generation MOSFET D = 40 nm Noise in array NW (100 NW) about 100 times less than S-NW f [Hz] 15
16 V gs dependence in VNW MOSFETs 2 nd generation MOSFET D = 40 nm 350n = 50 mv V gs = 0.3 (peak g m ) 300n 8x I d (A) 250n 200n 150n 100n Time [S] SI d /I 2 d (Hz-1 ) 1/I d V 4x10-4 ds = 50 mv f = 10 Hz I d (A/µm) (g m /I d ) 2 (V -2 ) Appears to be mobility fluctuation above threshold: need spectroscopy to confirm & more devices 16
17 I d (A/µm) Random Telegraph noise (RTN) in TFETs V gs (V) I d (µa/µm) 10-5 Jump S lin = 61 mv/dec S sat = 66 mv/dec V gs = 0.2 V to 0.6 V in 0.1 V step =0.3 V =0.05 V (V) I d (A) I d (A) I d (A) 3n 2n 2n 2n 2n 2n 1n 1n 1n 900p 800p 700p 600p 500p 400p 300p 120p 110p 100p 90p 80p = 50 mv V gs = 0.24 V = 50 mv Time [S] V gs = 0.18 V V Time [S] ds = 50 mv V gs = 0.12 V 70p 2 nd generation TFETs p D = 40 nm Time [S] RTN consistent with the jump in subthreshold SI d /I 2 d (Hz-1 ) SI d /I 2 d (Hz-1 ) SI d /I 2 d (Hz-1 ) Welch 1/f2 1/f f [Hz] Welch 1/f2 1/f f [Hz] Welch 1/f2 1/f f [Hz] 17
18 RTN in TFETs: comparison with Lund s result Memisevic NanoLett Jump 10-6 =0.3 V 900p 800p = 50 mv V gs = 0.18 V 10-2 Welch 1/f2 1/f I d (A/µm) =0.05 V S lin = 61 mv/dec S sat = 66 mv/dec I d (A) V gs (V) 700p 600p 500p 400p 300p Time [S] SI d /I 2 d (Hz-1 ) f [Hz] Key experimental results match qualitatively to be interpreted 18
19 Device technology: Next steps Improve VNW top contact (mushroom shape) D < 10 nm VNW TFETs & SLS-FETs Antimonide-based VNW Esaki diodes and TFETs in collaboration with IMEC Device physics: Trap: Comparison of traps in MOSFETs (sub-10 nm) vs TFETs Interpretation of role of traps Single quantum channel in sub-10 nm MOSFETs GIDL 19
Towards Sub-10 nm Diameter InGaAs Vertical nanowire MOSFETs and TFETs
Towards Sub-10 nm Diameter InGaAs Vertical nanowire MOSFETs and TFETs J. A. del Alamo, X. Zhao, W. Lu, and A. Vardi Microsystems Technology Laboratories Massachusetts Institute of Technology 5 th Berkeley
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More informationVertical Nanowire InGaAs MOSFETs Fabricated by a Top-down Approach
Vertical Nanowire InGaAs MOSFETs Fabricated by a Top-down Approach Xin Zhao, Jianqiang Lin, Christopher Heidelberger, Eugene A. Fitzgerald and Jesús A. del Alamo Microsystems Technology Laboratories, MIT
More informationNanoscale III-V CMOS
Nanoscale III-V CMOS J. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology SEMI Advanced Semiconductor Manufacturing Conference Saratoga Springs, NY; May 16-19, 2016
More informationIII-V Channel Transistors
III-V Channel Transistors Jesús A. del Alamo Professor Microsystems Technology Laboratories MIT Acknowledgements: Students and collaborators: D. Antoniadis, J. Lin, W. Lu, A. Vardi, X. Zhao Sponsors: Applied
More informationNanoscale III-V Electronics: from Quantum-Well Planar MOSFETs to Vertical Nanowire MOSFETs
Nanoscale III-V Electronics: from Quantum-Well Planar MOSFETs to Vertical Nanowire MOSFETs J. A. del Alamo Microsystems Technology Laboratories, MIT Purdue University, West Lafayette, IN; September 29,
More informationInGaAs MOSFET Electronics
InGaAs MOSFET Electronics J. A. del Alamo Microsystems Technology Laboratories, MIT The 17 th International Symposium Physics of Semiconductors and Applications Jeju, Korea, December 7-11, 2014 Acknowledgements:
More informationInGaAs MOSFETs for CMOS:
InGaAs MOSFETs for CMOS: Recent Advances in Process Technology J. A. del Alamo, D. Antoniadis, A. Guo, D.-H. Kim 1, T.-W. Kim 2, J. Lin, W. Lu, A. Vardi and X. Zhao Microsystems Technology Laboratories,
More informationA New Self-aligned Quantum-Well MOSFET Architecture Fabricated by a Scalable Tight-Pitch Process
A New Self-aligned Quantum-Well MOSFET Architecture Fabricated by a Scalable Tight-Pitch Process Jianqiang Lin, Xin Zhao, Tao Yu, Dimitri A. Antoniadis, and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationSub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator
Sub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO 2 Insulator Jianqiang Lin, Dimitri A. Antoniadis, and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationIII-V CMOS: the key to sub-10 nm electronics?
III-V CMOS: the key to sub-10 nm electronics? J. A. del Alamo Microsystems Technology Laboratories, MIT 2011 MRS Spring Meeting and Exhibition Symposium P: Interface Engineering for Post-CMOS Emerging
More informationIntegration of III-V heterostructure tunnel FETs on Si using Template Assisted Selective Epitaxy (TASE)
Integration of III-V heterostructure tunnel FETs on Si using Template Assisted Selective Epitaxy (TASE) K. Moselund 1, D. Cutaia 1. M. Borg 1, H. Schmid 1, S. Sant 2, A. Schenk 2 and H. Riel 1 1 IBM Research
More informationVertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mv/decade and Ion = 10 A/m for Ioff = 1 na/m at VDS = 0.
Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mv/decade and Ion = 10 A/m for Ioff = 1 na/m at VDS = 0.3 V Memisevic, E.; Svensson, Johannes; Hellenbrand, Markus; Lind, Erik;
More informationZota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik
InGaAs tri-gate MOSFETs with record on-current Zota, Cezar B.; Lindelow, Fredrik; Wernersson, Lars Erik; Lind, Erik Published in: 6 IEEE International Electron Devices Meeting, IEDM 6 DOI:.9/IEDM.6.7886
More informationNanometer-Scale InGaAs Field-Effect Transistors for THz and CMOS Technologies
Nanometer-Scale InGaAs Field-Effect Transistors for THz and CMOS Technologies J. A. del Alamo Microsystems Technology Laboratories, MIT ESSDERC-ESSCIRC 2013 Bucharest, Romania, September 16-20, 2013 Acknowledgements:
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationInGaAs Nanoelectronics: from THz to CMOS
InGaAs Nanoelectronics: from THz to CMOS J. A. del Alamo Microsystems Technology Laboratories, MIT IEEE International Conference on Electron Devices and Solid-State Circuits Hong Kong, June 3, 2013 Acknowledgements:
More informationInGaAs is a promising channel material candidate for
468 IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 30, NO. 4, NOVEMBER 2017 A Si-Compatible Fabrication Process for Scaled Self-Aligned InGaAs FinFETs A. Vardi, Member, IEEE, J.Lin,Member, IEEE,
More informationModeling the Influence of Dielectric Interface Traps on I-V Characteristics of TFETs
Modeling the Influence of Dielectric Interface Traps on I-V Characteristics of TFETs Jie Min 1, Peter Asbeck UCSD 1 Present address: Global Foundries, Santa Clara, CA Schematic TFET Structures Based on
More informationScaling of Vertical InAs GaSb Nanowire Tunneling Field-Effect Transistors on Si
Scaling of Vertical InAs GaSb Nanowire Tunneling Field-Effect Transistors on Si Memisevic, Elvedin; Svensson, Johannes; Hellenbrand, Markus; Lind, Erik; Wernersson, Lars-Erik Published in: IEEE Electron
More informationCMOS beyond Si: Nanometer-Scale III-V MOSFETs
CMOS beyond Si: Nanometer-Scale III-V MOSFETs Jesús A. del Alamo, Xiaowei Cai, Jianqiang Lin, Wenjie Lu, Alon Vardi, Xin Zhao Microsystems Technology Laboratories, Massachusetts Institute of Technology,
More informationRecord Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth
Record Extrinsic Transconductance (2.45 ms/μm at = 0.5 V) InAs/In 0.53 Ga 7 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Sanghoon Lee 1*, C.-Y. Huang 1, A. D. Carter 1, D. C. Elias 1, J. J. M.
More informationDevice architectures for the 5nm technology node and beyond Nadine Collaert
Device architectures for the 5nm technology node and beyond Nadine Collaert Distinguished member of technical staff, imec Outline Introduction Beyond FinFET: lateral nanowires and vertical transistors
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationInAs Quantum-Well MOSFET for logic and microwave applications
AWAD June 29 th 2012 Accelerating the next technology revolution InAs Quantum-Well MOSFET for logic and microwave applications T.-W. Kim, R. Hill, C. D. Young, D. Veksler, L. Morassi, S. Oktybrshky 1,
More informationIn principle, the high mobilities of InGaAs and
114Conference report: IEDM part 2 Meeting the challenge of integrating III-Vs with deep submicron silicon High-mobility devices based on indium gallium arsenide (InGaAs) channels could benefit the performance
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationBeyond Transistor Scaling: New Devices for Ultra Low Energy Information Processing
Beyond Transistor Scaling: New Devices for Ultra Low Energy Information Processing Prof. Tsu Jae King Liu Department of Electrical Engineering and Computer Sciences University of California, Berkeley,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More informationSingle suspended InGaAs nanowire MOSFETs
Single suspended InGaAs nanowire MOSFETs Zota, Cezar B.; Wernersson, Lars-Erik; Lind, Erik Published in: Technical Digest - International Electron Devices Meeting, IEDM DOI:.9/IEDM.5.7988 Published: 6--6
More informationNW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor
NW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor Jie Xiang Electrical and Computer Engineering and Materials Science Engineering University of California, San Diego
More informationExperimentally reported sub-60mv/dec
Experimentally reported sub-60mv/dec swing in Tunnel FETs? 1 We considered InAs conventional, lateral transistor architectures: GAA nanowire, Fin FETs FETs (Tri gate) UTB,DG SOI Analysis is not directly
More informationElectrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si
Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si Berg, Martin; Kilpi, Olli-Pekka; Persson, Karl-Magnus; Svensson, Johannes; Hellenbrand, Markus; Lind, Erik; Wernersson,
More informationSelf-aligned, gate-last process for vertical InAs nanowire MOSFETs on Si
Self-aligned, gate-last process for vertical InAs nanowire MOSFETs on Si Berg, Martin; Persson, Karl-Magnus; Kilpi, Olli-Pekka; Svensson, Johannes; Lind, Erik; Wernersson, Lars-Erik Published in: Technical
More informationScaling of InGaAs MOSFETs into deep-submicron regime (invited)
Scaling of InGaAs MOSFETs into deep-submicron regime (invited) Y.Q. Wu, J.J. Gu, and P.D. Ye * School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906 * Tel: 765-494-7611,
More informationHigh-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration
High-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration Soshi Sato 1, Hideyuki Kamimura 1, Hideaki Arai 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kenji Ohmori 3, Keisaku
More informationNanometer-Scale III-V MOSFETs
Received 31 January 2016; revised 3 May 2016; accepted 11 May 2016. Date of publication 7 July, 2016; date of current version 23 August 2016. The review of this paper was arranged by Editor P. R. Berger.
More informationCMOS Scaling Beyond FinFETs: Nanowires and TFETs
SEMATECH Symposium June 23, 2011 Tokyo Accelerating the next technology revolution CMOS Scaling Beyond FinFETs: Nanowires and TFETs Chris Hobbs, Wei-Yip Loh, Kerem Akarvardar, Paul Kirsch, and Raj Jammy
More informationTunneling Field Effect Transistors for Low Power ULSI
Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline
More informationComparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 5 November 2015 ISSN (online): 2349-784X Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors
More informationCMOS Logic Technology IEEE EDS DL
IIT-bombay, Tutorial CMOS Logic Technology IEEE EDS DL January 24, 2013 IIT-Bombay, Mumbai, India Hiroshi Iwai Frontier Research Center Tokyo Institute of Technology 1 More Moore approach Technology benchmark
More informationScaling and Beyond for Logic and Memories. Which perspectives?
September 26 th, 2012 Minatec, Grenoble - France ISCDG 2012, Short Course Scaling and Beyond for Logic and Memories. Which perspectives? Hiroshi Iwai and Barbara de Salvo Frontier Research Center, Tokyo
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationTunnel FET architectures and device concepts for steep slope switches Joachim Knoch
Tunnel FET architectures and device concepts for steep slope switches Joachim Knoch Institute of Semiconductor Electronics RWTH Aachen University Sommerfeldstraße 24 52074 Aachen Outline MOSFETs Operational
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationMOS Capacitance and Introduction to MOSFETs
ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationNanowire Tunnel Field Effect Transistors at High Temperature
Nanowire Tunnel Field Effect Transistors at High Temperature Márcio D. V. Martino 1, Felipe S. Neves 1, Paula G. D. Agopian 1, João A. Martino 1, Rita Rooyackers 2 and Cor Claeys 2,3 1 LSI / PSI / USP
More informationPerformance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel
Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel SANDEEP SINGH GILL 1, JAIDEV KAUSHIK 2, NAVNEET KAUR 3 Department of Electronics and Communication Engineering
More informationElectronic, Magnetic, Superconducting, and Neuromorphic Devices
Electronic, Magnetic, Superconducting, and Neuromorphic Devices Sub-10 nm Diameter InGaAs Vertical Nanowire MOSFETs... 103 10-nm Fin-Width InGaSb p-channel FinFETs... 104 Digital-etch Effect on Transport
More information45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random
45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11 Process-induced Variability I: Random Random Variability Sources and Characterization Comparisons of Different MOSFET
More informationDrain. Drain. [Intel: bulk-si MOSFETs]
1 Introduction For more than 40 years, the evolution and growth of very-large-scale integration (VLSI) silicon-based integrated circuits (ICs) have followed from the continual shrinking, or scaling, of
More informationMiniaturization and future prospects of Si devices
Miniaturization and future prospects of Si devices G-COE PICE International Symposium and IEEE EDS Minicolloquium on Advanced Hybrid Nano Devices: Prospects by World s Leading Scientists October 4, 2011
More informationAcknowledgments: This work was supported by Air Force HiREV program and the DTRA Basic Research Program.
Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs K. Ni 1, E. X. Zhang 1, R. D. Schrimpf 1, D. M. Fleetwood 1, R. A. Reed 1, M. L. Alles 1, J. Lin 2, and J.
More informationFully Depleted Devices
4 Fully Depleted Devices FDSOI and FinFET Bruce Doris, Ali Khakifirooz, Kangguo Cheng, and Terence Hook CONTENTS 4.1 Overview... 71 4.2 Introduction: Challenges of Conventional CMOS Technology...72 4.3
More informationLeakage Modeling for Devices with Steep Sub-threshold Slope Considering Random Threshold Variations
Leakage Modeling for Devices with Steep Sub-threshold Slope Considering Random Threshold Variations Ayan Paul, Chaitanya Kshirsagar, Sachin S. Sapatnekar, Steven Koester and Chris H. Kim Electrical and
More informationFETs with Sub-10-nm Channel Formed by Directed Self-Assembly A MoS 2. van der Waals Heterojunction Tunnel Diode MoS 2
Electronic Devices On Apparent Electron Mobility in Si nmosfets from Diffusive to Ballistic Regimes... 41 Gate Efficiency in InGaAs/GaAsSb Quantum-well Tunnel-FETs... 42 Impact of Trap-Assisted Tunneling
More informationSEVERAL III-V materials, due to their high electron
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 64, NO. 1, JANUARY 2017 239 Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs Kai Ni, Student Member, IEEE, En Xia
More informationECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationVertical Nanowire Gate-All-Around p-type Tunneling Field-Effect Transistor With Si 0.8 Ge 0.2 /Si Heterojunction
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Vertical Nanowire Gate-All-Around p-type Tunneling Field-Effect Transistor
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationSimulation of digital and analog/mixed signal circuits employing Tunnel-FETs
Simulation of digital and analog/mixed signal circuits employing Tunnel-FETs P.Palestri, S.Strangio, F.Settino, F.Crupi*, D.Esseni, M.Lanuzza*, L.Selmi IUNET-University of Udine, * IUNET-University of
More informationECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse
More informationFinFET-based Design for Robust Nanoscale SRAM
FinFET-based Design for Robust Nanoscale SRAM Prof. Tsu-Jae King Liu Dept. of Electrical Engineering and Computer Sciences University of California at Berkeley Acknowledgements Prof. Bora Nikoli Zheng
More informationOn the validity of the top of the barrier quantum transport model for ballistic nanowire MOSFETs
Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 On the validity of the top of the barrier quantum transport model for ballistic nanowire MOSFETs Abhijeet Paul
More informationFundamentals of III-V Semiconductor MOSFETs
Serge Oktyabrsky Peide D. Ye Editors Fundamentals of III-V Semiconductor MOSFETs Springer Contents 1 Non-Silicon MOSFET Technology: A Long Time Coming 1 Jerry M. Woodall 1.1 Introduction 1 1.2 Brief and
More informationComplementary Tunneling-FETs (CTFET) in CMOS Technology
Technische Universität München Lehrstuhl für Technische Elektronik Fachgebiet Halbleiterproduktionstechnik Complementary Tunneling-FETs (CTFET) in CMOS Technology Peng-Fei Wang Vollständiger Abdruck der
More informationTransistors for VLSI, for Wireless: A View Forwards Through Fog
Plenary, Device Research Conference, June 22, 2015, Ohio State Transistors for VLSI, for Wireless: A View Forwards Through Fog Mark Rodwell, UCSB Low-voltage devices P. Long, E. Wilson, S. Mehrotra, M.
More informationMSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University
MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationElectronics Proliferation through Diversification of Solid-State Devices and Materials
Electronics Proliferation through Diversification of Solid-State Devices and Materials Prof. Tsu-Jae King Liu Department of Electrical Engineering and Computer Sciences University of California, Berkeley,
More informationDesign of Tunnel FET and its Performance characteristics with various materials
Design of Tunnel FET and its Performance characteristics with various materials 1 G.SANKARAIAH, 2 CH.SATHYANARAYANA 1 PG Student Sreenidhi Institute of Science and Technology, 2 Assistant Professor 1,
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationReconfigurable Si-Nanowire Devices
Reconfigurable Si-Nanowire Devices André Heinzig, Walter M. Weber, Dominik Martin, Jens Trommer, Markus König and Thomas Mikolajick andre.heinzig@namlab.com log I d Present CMOS technology ~ 88 % of IC
More informationThis Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor
DRAM & Flexible RRAM This Week s Subject p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor CMOS Logic Inverter NAND gate NOR gate CMOS Integration & Layout GaAs MESFET (JFET) 1 Flexible
More informationSemiconductor Nanowires for photovoltaics and electronics
Semiconductor Nanowires for photovoltaics and electronics M.T. Borgström, magnus.borgstrom@ftf.lth.se NW Doping Total control over axial and radial NW growth NW pn-junctions World record efficiency solar
More information#2653 Introduction of New Materials into CMOS Devices
#2653 Introduction of New Materials into CMOS Devices ESC Symp on Purity Silicon(E6) 8:30 9:00 am, October, 10, 2012 @Rm 320, Level 3, Hawaiian Convention Center, Honolulu, Hawaii Hiroshi Iwai Frontier
More informationAcknowledgements. Curriculum Vitæ. List of Figures. List of Tables. 1 Introduction Si MOSFET Scaling... 2
Contents Acknowledgements Curriculum Vitæ Abstract List of Figures List of Tables v vi viii xii xviii 1 Introduction 1 1.1 Si MOSFET Scaling......................... 2 2 General MOSFET Scaling Theory 7
More informationPartially-insulated MOSFET (PiFET) and Its Application to DRAM Cell Transistor
30 CHANG WOO OH et al : PARTIALLY-INSULATED MOSFET (PIFET) AND ITS APPLICATION TO DRAM CELL TRANSISTOR Partially-insulated MOSFET (PiFET) and Its Application to DRAM Cell Transistor Chang Woo Oh, Sung
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationPerformance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets
More informationIEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 8, AUGUST
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 8, AUGUST 2016 3049 Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling Heng Wu, Student Member, IEEE, Wangran Wu, Mengwei Si,
More informationThe 3 D Tri Gate transistor is a variant of the FinFET developed at UC Berkeley, and is being used in Intel s 22nmgeneration. microprocessors.
On May 4, 2011, Intel Corporation announced what it called the most radical shift in semiconductor technology in 50 years. A new 3 dimensional transistor design will enable the production of integrated
More informationDefect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose
Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose Kazutoshi Kobayashi Kyoto Institute of Technology Kyoto, Japan kazutoshi.kobayashi@kit.ac.jp
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationNovel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate
Xu et al. Nanoscale Research Letters (2015) 10:249 DOI 10.1186/s11671-015-0958-4 NANO EXPRESS Open Access Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate Weijia Xu, Huaxiang Yin *,
More informationAnalog Performance of Scaled Bulk and SOI MOSFETs
Analog Performance of Scaled and SOI MOSFETs Sushant S. Suryagandh, Mayank Garg, M. Gupta, Jason C.S. Woo Department. of Electrical Engineering University of California, Los Angeles CA 99, USA. woo@icsl.ucla.edu
More informationChannel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation
Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.
More informationEE E6930 Advanced Digital Integrated Circuits. Spring, 2002 Lecture 12. SOI Devices and Circuits
EE E6930 Advanced Digital Integrated Circuits Spring, 2002 Lecture 12. SOI Devices and Circuits References CBF, Chapter 5 On-line course reader on SOI Many slides borrowed from C. T. Chuang s 2001 tutorial
More informationA 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors
A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann*, K. Johnson#,
More informationPower, speed and other highlights at IEDM
98 Conference report: IEDM Power, speed and other highlights at IEDM Mike Cooke rounds up developments reported at December s 2010 IEEE International Electron Devices Meeting (IEDM) in San Francisco. The
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationDesign and Analysis of Double Gate MOSFET Devices using High-k Dielectric
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate
More informationUltra High-Speed InGaAs Nano-HEMTs
Ultra High-Speed InGaAs Nano-HEMTs 2003. 10. 14 Kwang-Seok Seo School of Electrical Eng. and Computer Sci. Seoul National Univ., Korea Contents Introduction to InGaAsNano-HEMTs Nano Patterning Process
More informationDUAL MATERIAL PILE GATE APPROACH FOR LOW LEAKAGE FINFET. Sanjay S. Chopade 1*, Dinesh V. Padole 1
International Journal of Technology (2017) 1: 168-176 ISSN 2086-9614 IJTech 2017 DUAL MATERIAL PILE GATE APPROACH FOR LOW LEAKAGE FINFET Sanjay S. Chopade 1*, Dinesh V. Padole 1 1 Department of Electronics
More informationChallenges and Innovations in Nano CMOS Transistor Scaling
Challenges and Innovations in Nano CMOS Transistor Scaling Tahir Ghani Intel Fellow Logic Technology Development October, 2009 Nikkei Presentation 1 Outline Traditional Scaling Traditional Scaling Limiters,
More informationHOW TO CONTINUE COST SCALING. Hans Lebon
HOW TO CONTINUE COST SCALING Hans Lebon OUTLINE Scaling & Scaling Challenges Imec Technology Roadmap Wafer size scaling : 450 mm 2 COST SCALING IMPROVED PERFORMANCE 3 GLOBAL TRAFFIC FORECAST Cloud Traffic
More informationSilicon Single-Electron Devices for Logic Applications
ESSDERC 02/9/25 Silicon Single-Electron Devices for Logic Applications NTT Basic Research Laboratories Yasuo Takahashi Collaborators: : Yukinori Ono, Akira Fujiwara, Hiroshi Inokawa, Kenji Shiraishi, Masao
More informationGaN power electronics
GaN power electronics The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher Lu, Bin, Daniel Piedra, and
More information