EE 501 Lab7 Bandgap Reference Circuit

Size: px
Start display at page:

Download "EE 501 Lab7 Bandgap Reference Circuit"

Transcription

1 Objective: EE 501 Lab7 Bandgap Reference Circuit 1. Understand the bandgap reference circuit principle. 2. Investigate how to build bandgap reference circuit. Tasks and Procedures: The bandgap reference voltage generator is designed to provide a stable reference voltage across the device operating temperature and voltage. The design uses a known BGR circuit, but replaces the PN junction diodes with MOSFET connection diodes. The proposed bandgap voltage reference consists three circuit blocks: a opamp, a bandgap core, and a startup circuit. The Opamp you designed in lab 4 could be used in this lab, which is sufficient for bandgap reference circuit. The bandgap reference circuit is used to generate a temperature independent voltage and is shown below. A key element in a bandgap circuit core is the diode. Unfortunately, AMI 0.5um technology does not have diode models in its library. In this work a PMOS diode connected elements have been used. The drain, gate, and source of the PMOS tied together to form the Anode and the body of the PMOS forms the Cathode. Figure 7.1 shows the PMOS diode used in proposed design. Figure 7.1 Forming a diode irk a PMOS transistor. The PMOS diode has the characteristic below: 1. Exponential relationship of current to voltage across holds. 2. PMOS diode exhibits a negative temperature coefficient similar to regular diodes.

2 3. The number of parallel component s N affects the cut-in voltage. The bandgap core provides the negative and positive temperature coefficients thru the diode elements. I1 I2 I1b Va Vb I2b I1a dvf I2a Vf1 Vf2 N Multiplier I3 Figure 7.2 Bandgap reference circuit The concept of the proposed BGR is that two currents, which are proportional to and, are generated by only one feedback loop. Fig7.2 presents the BGR circuit. The NMOS transistor dimensions are the same. The op-amp is so controlled that the voltages of and are equalized Therefore, the gates NMOS are connected to a common node so that the current, and becomes the same value due to the current mirror = = In this case, = and =

3 is proportional to is proportional to Here, is the sum of and, and is mirrored to Therefore, the output voltage of the proposed BGR, becomes is determined by the resistance ratio of, and and little influenced by the absolute value of the resistance. The NMOS are required to operate in the saturation region. Build the bandgap reference circuit in above and determine the resistance ratio to generate a bandgap reference voltage which is temperature invariant. You should also ensure that your op-amp is capable of driving the resistive loads. Here is a sample vs. Temperature plot. The is around 1.2V at room temperature. Figure 7.3 vs. Temperature

4 The temperature coefficient(tc) was calculated using equation ( ) ( ) ( ) Then sweep V DD from 2 to 3.3V and observe the independence with V DD. Figure 7.3 vs. V DD In simulation, you circuit may be able to start up easily. However, it doesn t guarantee that your circuit can start up after fabrication. So you should consider startup as a potential problem during the preliminary design phase. Build startup circuit as below or you can use other startup structure.

5 Figure 7.4 Bandgap reference circuit with startup circuit

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit Due Nov. 19, 2015 Objective: 1. Understand the Widlar current source circuit. 2. Built a Self-biasing current source circuit. 3. Understand

More information

Short Channel Bandgap Voltage Reference

Short Channel Bandgap Voltage Reference Short Channel Bandgap Voltage Reference EE-584 Final Report Authors: Thymour Legba Yugu Yang Chris Magruder Steve Dominick Table of Contents Table of Figures... 3 Abstract... 4 Introduction... 5 Theory

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

Lab 4: Supply Independent Current Source Design

Lab 4: Supply Independent Current Source Design Lab 4: Supply Independent Current Source Design Curtis Mayberry EE435 In this lab a current mirror is designed that is robust against variations in the supply voltage. The current mirror is required to

More information

REFERENCE voltage generators are used in DRAM s,

REFERENCE voltage generators are used in DRAM s, 670 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999 A CMOS Bandgap Reference Circuit with Sub-1-V Operation Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Sub-1V Curvature Compensated Bandgap Reference. Kevin Tom

Sub-1V Curvature Compensated Bandgap Reference. Kevin Tom Sub-1V Curvature Compensated Bandgap Reference Master Thesis Performed in Electronic Devices By Kevin Tom Reg. Nr.: LiTH-ISY-EX-3592-2004 Linköping University, 2004. Sub-1V Curvature Compensated Bandgap

More information

Chapter #3: Diodes. from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing

Chapter #3: Diodes. from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing Chapter #3: Diodes from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing Introduction IN THIS CHAPTER WE WILL LEARN the characteristics of the ideal diode and how to analyze and design

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Microelectronic Circuits, Kyung Hee Univ. Spring, Chapter 3. Diodes

Microelectronic Circuits, Kyung Hee Univ. Spring, Chapter 3. Diodes Chapter 3. Diodes 1 Introduction IN THIS CHAPTER WE WILL LEARN the characteristics of the ideal diode and how to analyze and design circuits containing multiple ideal diodes together with resistors and

More information

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC EE 330 Lecture 27 Bipolar Processes Comparison of MOS and Bipolar Proces JFET Special Bipolar Processes Thyristors SCR TRIAC Review from a Previous Lecture B C E E C vertical npn B A-A Section B C E C

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

EE 501 Lab 1 Exploring Transistor Characteristics

EE 501 Lab 1 Exploring Transistor Characteristics Objectives: Tasks: EE 501 Lab 1 Exploring Transistor Characteristics Lab report due on Sep 8th, 2011 1. Make sure you have your cadence 6 work properly 2. Familiar with characteristics of MOSFET such as

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

EE 501 Lab 11 Common mode feedback (CMFB) circuit

EE 501 Lab 11 Common mode feedback (CMFB) circuit EE 501 Lab 11 Common mode feedback (CMFB) circuit Objectives: Report due: November 17, 2016 1. Understand why CMFB circuits are needed and how they work to ensure robust operation. 2. Understand the advantages

More information

Experiment 10 Current Sources and Voltage Sources

Experiment 10 Current Sources and Voltage Sources Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different

More information

0.85V. 2. vs. I W / L

0.85V. 2. vs. I W / L EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,

More information

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference 1 3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference Xiangyong Zhou 421002457 Abstract In this report a current mode bandgap with a temperature coefficient of 3 ppm for the range from -117

More information

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. Current Mirrors Basic BJT Current Mirror Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. For its analysis, we assume identical transistors and neglect

More information

High-Speed Serial Interface Circuits and Systems

High-Speed Serial Interface Circuits and Systems High-Speed Serial Interface Circuits and Systems Design Exercise4 Charge Pump Charge Pump PLL ɸ ref up PFD CP LF VCO down ɸ out ɸ div Divider Converts PFD phase error pulse (digital) to charge (analog).

More information

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors). 1 Lab 03: Differential Amplifiers (MOSFET) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current

More information

.dc Vcc Ib 0 50uA 5uA

.dc Vcc Ib 0 50uA 5uA EE 2274 BJT Biasing PreLab: 1. Common Emitter (CE) Transistor Characteristics curve Generate the characteristics curves for a 2N3904 in LTspice by plotting Ic by sweeping Vce over a set of Ib steps. Label

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

ECE315 / ECE515 Lecture 8 Date:

ECE315 / ECE515 Lecture 8 Date: ECE35 / ECE55 Lecture 8 Date: 05.09.06 CS Amplifier with Constant Current Source Current Steering Circuits CS Stage Followed by CG Stage Cascode as Current Source Cascode as Amplifier ECE35 / ECE55 CS

More information

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Lecture 4: Voltage References

Lecture 4: Voltage References EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction

More information

The Differential Amplifier. BJT Differential Pair

The Differential Amplifier. BJT Differential Pair 1 The Differential Amplifier Asst. Prof. MONTREE SRPRUCHYANUN, D. Eng. Dept. of Teacher Training in Electrical Engineering, Faculty of Technical Education King Mongkut s nstitute of Technology North Bangkok

More information

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Metal-Oxide-Silicon (MOS) devices PMOS. n-type Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.

More information

High Voltage Operational Amplifiers in SOI Technology

High Voltage Operational Amplifiers in SOI Technology High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter

More information

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11

More information

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often

More information

ECEG 350 Electronics I Fall 2017

ECEG 350 Electronics I Fall 2017 EEG 350 Electronics Fall 07 Final Exam General nformation Rough breakdown of topic coverage: 0-0% JT fundamentals and regions of operation 0-40% MOSFET fundamentals biasing and small-signal modeling 0-5%

More information

Revision History. Contents

Revision History. Contents Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

Chapter 13: Introduction to Switched- Capacitor Circuits

Chapter 13: Introduction to Switched- Capacitor Circuits Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor

More information

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons. EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain

More information

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik 1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

EE140: Lab 5, Project Week 2

EE140: Lab 5, Project Week 2 Introduction EE140: Lab 5, Project Week 2 VGA Op-amp Group Presentations: 4/13 and 4/14 in Lab Slide Submission: 4/15/17 (9 am) For this lab, you will be developing the background and circuits that you

More information

NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN

NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN 1.Introduction: CMOS Switching Power Supply The course design project for EE 421 Digital Engineering

More information

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

HW#3 Solution. Dr. Parker. Spring 2014

HW#3 Solution. Dr. Parker. Spring 2014 HW#3 olution r. Parker pring 2014 Assume for the problems below that V dd = 1.8 V, V tp0 is -.7 V. and V tn0 is.7 V. V tpbodyeffect is -.9 V. and V tnbodyeffect is.9 V. Assume ß n (k n )= 219.4 W/L µ A(microamps)/V

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Rail-to to-rail OTA 1 Rail-to-rail CMOS op amp Generally, rail-to-rail amplifiers are useful in low-voltage applications, where it is necessary to efficiently use the limited span offered by the power

More information

EE 2274 DIODE OR GATE & CLIPPING CIRCUIT

EE 2274 DIODE OR GATE & CLIPPING CIRCUIT EE 2274 DIODE OR GATE & CLIPPING CIRCUIT Prelab Part I: Wired Diode OR Gate LTspice use 1N4002 1. Design a diode OR gate, Figure 1 in which the maximum current thru R1 I R1 = 9mA assume Vin = 5Vdc. Design

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer The objective of this lab is to become familiar with methods to measure the dc current-voltage (IV) behavior of diodes

More information

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V power-efficient rail-to-rail Op-Amp from a lower total supply voltage.

More information

Laboratory #9 MOSFET Biasing and Current Mirror

Laboratory #9 MOSFET Biasing and Current Mirror Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output

More information

Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014

Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014 Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014 Frederick Rockenberger September 11, 2014 Project Specications bandgap reference maximum power consumption = 10 microwatt, supply voltage

More information

Design of Low-Dropout Regulator

Design of Low-Dropout Regulator 2015; 1(7): 323-330 ISSN Print: 2394-7500 ISSN Online: 2394-5869 Impact Factor: 5.2 IJAR 2015; 1(7): 323-330 www.allresearchjournal.com Received: 20-04-2015 Accepted: 26-05-2015 Nikitha V Student, Dept.

More information

Sample and Hold (S/H)

Sample and Hold (S/H) Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Sample and Hold (S/H) Sample and Hold (often referred to as Track and hold (T/H)) dentical in both function & circuit implementation

More information

Class #9: Experiment Diodes Part II: LEDs

Class #9: Experiment Diodes Part II: LEDs Class #9: Experiment Diodes Part II: LEDs Purpose: The objective of this experiment is to become familiar with the properties and uses of LEDs, particularly as a communication device. This is a continuation

More information

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of

More information

ECE315 / ECE515 Lecture 7 Date:

ECE315 / ECE515 Lecture 7 Date: Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal

More information

EE140: Lab 5, Project Week 2

EE140: Lab 5, Project Week 2 EE140: Lab 5, Project Week 2 VGA Op-amp Introduction For this lab, you will be developing the background and circuits that you will need to get your final project to work. You should do this with your

More information

Building Blocks of Integrated-Circuit Amplifiers

Building Blocks of Integrated-Circuit Amplifiers Building Blocks of ntegrated-circuit Amplifiers 1 The Basic Gain Cell CS and CE Amplifiers with Current Source Loads Current-source- or active-loaded CS amplifier Rin A o R A o g r r o g r 0 m o m o Current-source-

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY

BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY Electronics Circuits II Laboratory (EEE 208) Simulation Experiment No. 02 Study of the Characteristics and Application of Operational Amplifier (Part B)

More information

UNIT 4 BIASING AND STABILIZATION

UNIT 4 BIASING AND STABILIZATION UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES 26.1 26.2 Learning Outcomes Spiral 26 Semiconductor Material MOS Theory I underst why a diode conducts current under forward bias but does not under reverse bias I underst the three modes of operation

More information

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digital-to-analog converters employ an array of current sources to produce an analog output

More information

Low Distortion Design 4

Low Distortion Design 4 Low Distortion Design 4 TIPL 1324 TI Precision Labs Op Amps Presented by Collin Wells Prepared by John Caldwell Prerequisites: Noise 1 3 (TIPL1311 TIPL1313) Distortion from Power Supplies Power supplies

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No

More information

An Analog Phase-Locked Loop

An Analog Phase-Locked Loop 1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential

More information

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407 Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,

More information

ECE Solution to Homework #4

ECE Solution to Homework #4 ECE 3 Solution to Homework #4 Transistor Theory Transistor Switch Transistor Theory 1) Assume a transistor has the following V/I characteristics 1a) Label the regions corresponding to off / active / saturated

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Fundamentals of Microelectronics

Fundamentals of Microelectronics Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors

More information

Made of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.)

Made of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.) Diodes Simple two-terminal electronic devices. Made of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.) Semiconductors are interesting because

More information

Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier

Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier by Art Kay, Senior Applications Engineer, Texas Instruments Incorporated This TechNote discusses the

More information

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Design and Layout of Two Stage High Bandwidth Operational Amplifier Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard

More information

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD? Improved Inverter: Current-Source Pull-Up MOS Inverter with Current-Source Pull-Up What else could be connected between the drain and? Replace resistor with current source I SUP roc i D v IN v OUT Find

More information

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER LOW VOLTAGE ANALOG IC DESIGN PROJECT 1 CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN Prof. Dr. Ali ZEKĐ Umut YILMAZER 1 1. Introduction In this project, two constant Gm input stages are designed. First circuit

More information

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

Atypical op amp consists of a differential input stage,

Atypical op amp consists of a differential input stage, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) 1. Objective: Junction FETs - the operation of a junction field-effect transistor (J-FET)

More information

Application Note. I C s f o r M o t o r C o n t r o l. Current Limiter for the Motor Control ICs of the TDA514x-family. Report No: EIE/AN93008

Application Note. I C s f o r M o t o r C o n t r o l. Current Limiter for the Motor Control ICs of the TDA514x-family. Report No: EIE/AN93008 Application Note I C s f o r M o t o r C o n t r o l Current Limiter for the Motor Control ICs of the TDA514x-family Report No: R. Galema Product Concept & Application Laboratory Eindhoven, the Netherlands.

More information

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors Lab 6 Design of Current Sources Using MOS Transistors with Extra-Credit Problem Design of a Saw-Tooth Waveform Generator ECE Department University of Colorado, Boulder 1 Prelab Assignment Current sources

More information

12/01/2009. Practice with past exams

12/01/2009. Practice with past exams EE40 Final Exam Review Prof. Nathan Cheung 12/01/2009 Practice with past exams http://hkn.eecs.berkeley.edu/exam/list/?examcourse=ee%2040 Slide 1 Overview of Course Circuit components: R, C, L, sources

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

Experiment #6 MOSFET Dynamic circuits

Experiment #6 MOSFET Dynamic circuits Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.

More information

ELEC 2210 EXPERIMENT 12 NMOS Logic

ELEC 2210 EXPERIMENT 12 NMOS Logic ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test

More information

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Hands-On Introduction to EE Lab Skills Laboratory No. 2 BJT, Op Amps IAP 2008

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Hands-On Introduction to EE Lab Skills Laboratory No. 2 BJT, Op Amps IAP 2008 Name MASSACHUSETTS INSTITUTE OF TECHNOLOGY 6.09 Hands-On Introduction to EE Lab Skills Laboratory No. BJT, Op Amps IAP 008 Objective In this laboratory, you will become familiar with a simple bipolar junction

More information

EE 2274 MOSFET BASICS

EE 2274 MOSFET BASICS Pre Lab: Include your CN with prelab. EE 2274 MOSFET BASICS 1. Simulate in LTspice a family of output characteristic curves (cutve tracer) for the 2N7000 NMOS You will need to add the 2N7000 model to LTspice

More information