Sample and Hold (S/H)
|
|
- Barry Terry
- 6 years ago
- Views:
Transcription
1 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Sample and Hold (S/H) Sample and Hold (often referred to as Track and hold (T/H)) dentical in both function & circuit implementation in most cases Only distinction: How they are used in the system S/H: Samples the input for a short time and stays in the hold mode for the remainder of the cycle T/H: Spends most of the time tracking the input and is switched into the hold mode for only brief interval n data acquisition systems operating at sampling rates greater than MHz The terms S/H and T/H lose their distinction n general: These two terms are used interchangeably Necessary components in many data-acquisition systems such as A/D converters n many cases, the use of a S/H can greatly minimize errors due to slightly different delay times in the internal operation of the converter
2 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Performance Parameters in characterization of S/Hs Sampling pedestal or a hold step Error that occurs each time a sample and hold goes from sample mode to hold mode During this change in operation, there is always a small error in the voltage being held that makes it different from the input voltage at the time of sampling. Obviously, this error should be as small as possible. Perhaps more importantly, this error should be signal independent; otherwise it can introduce nonlinear distortion. How isolated the sampled signal is from the input signal during hold mode deally, the output voltage will no longer be affected by changes in the input voltage n reality, there is always some signal feedthrough, usually through parasitic capacitive coupling from the input to the output. n welldesigned sample and holds, this signal feedthrough can be greatly minimized.
3 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-3 郭泰豪, Analog C Design, 07 Performance Parameters in characterization of S/Hs(Cont.) The speed at which a sample and hold can track an input signal, when in sample mode. n this mode, a sample and hold will have both small-signal and large-signal limitations due to its -3dB bandwidth and finite slew rate, respectively. Both the -3dB bandwidth and slew rate should be maximized for high-speed operation. Droop rate in hold mode Somewhat less important in high-speed designs This error is a slow change in output voltage, when in hold mode, caused by effects such as leakage currents due to the finite base currents of bipolar transistors and reverse-biased junctions. n most CMOS designs expect using advanced processes, this droop rate is so small it can often be ignored.
4 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-4 郭泰豪, Analog C Design, 07 Performance Parameters in characterization of S/Hs(Cont.) Aperture jitter or aperture uncertainty Result of the effective sampling time changing from one sampling instance to the next More pronounced for high-speed signals. Specifically, when highspeed signals are being sampled, the input signal changes rapidly, resulting in small amounts of aperture uncertainty causing the held voltage to be significantly different from the ideal held voltage. Other parameters such as Dynamic range Linearity Gain Offset error Etc.
5 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-5 郭泰豪, Analog C Design, 07 Testing S/Hs Beat test, a popular method for testing S/Hs Test setup in A in sin[ (f smpl Beat frequency Output signal with frequency f f )t] S/H Clk f smpl Spectrum analyzer A/D and computer Sampling signal with sampling frequency f smpl Where the S/H is operating at it s maximum sampling frequency Only a relatively low-frequency output signal must be monitored.
6 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-6 郭泰豪, Analog C Design, 07 Testing S/Hs (Cont.) Example waveforms for the above test setup Output signal of sample and hold nput signal Sampling signal The ideal sinusoidal wave at the beat frequency is subtracted from the measured signal. The error signal is then analyzed for RMS content and spectral components using FFT (Fast Fourier Transform).
7 Two error sources due to switch a. channel charge injection b. clock feedthrough where b is usually smaller than a. Time jitter MOS S/H Basics in Caused by clock waveforms having finite slopes clk CM th ts actual in clk ts ideal tsideal tsactual th Sampling jitter When in is above 0, the true sampling time is earlier than the ideal sampling time. When in is less than 0, the true sampling time is late. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-7 郭泰豪, Analog C Design, 07
8 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-8 郭泰豪, Analog C Design, 07 Methods for Minimizing Signal-Dependent Switch Error Replace n-channel switches by CMOS transmission gates. Transistor turn-off times are signal dependent and this signal dependence causes the n-channel transistor to turn off at different times than the p-channel transistor. PMOS and NMOS have different amount of channel charges, e.g., when in is closer to DD, the charge from the p-channel transistor is greater than that from the n-channel transistor Add a dummy switch (better with fast clock) When clock waveforms are fast, this Q Q in technique usually can minimize the W,L W, L hold pedestal to less than about one-fifth the value it would have without it. The clock of Q changes slightly after that of Q. This guarantees that the cancelling charge of Q can t escape through Q. in clk clk clk clk CM CM
9 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-9 郭泰豪, Analog C Design, 07 Methods for Minimizing Signal-Dependent Switch Error(Cont.) nclude an OPAMP in a feedback loop of a S/H High input impedance The speed of operation can be seriously degraded due to the necessity of guaranteeing that the loop is stable when it is closed. When in hold mode, the OPAMP is open loop, resulting in its output almost certainly saturating at one of the power supply voltages. When the S/H goes back into track mode, it will take some time for the OPAMP output to slew back to its correct closed-loop value. This slewing time can be greatly minimized by adding two additional transistors in in clk Q Q clk clk C hld Q clk C hld CM Q 3 out out CM
10 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-0 郭泰豪, Analog C Design, 07 Methods for Minimizing Signal-Dependent Switch Error(Cont.) A feedback S/H with a Miller capacitor as a holding capacitor. The voltages on both sides of switch Q are very nearly signal independent. Charge injection results in just a dc offset and will be signal independent. The use of Q greatly speeds up the time it takes the S/H to return to track mode. The use of Q also greatly minimizes signal feedthrough when the S/H is in hold mode. There are two OPAMPs in the loop. Speed is degraded. Opamp clk Chld in clk Q Q Opamp out CM CM
11 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Methods for Minimizing Signal-Dependent Switch Error(Cont.) A feedback S/H with clock-feedthrough cancellation circuitry To match charge injection by introducing C hld (=C hld ) The major limitation is a second-order effect caused by a mismatch in impedance levels at the left of Q and the bottom of Q. in Opamp clk Q 3 Q clk clk Q Chld Opamp C' hld C hld out CM CM CM
12 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 CMOS Multiplier Circuit CMOS differential pair can be employed in a multiplier circuit [][] Assume: Ma, Mb are identical in saturation region, the drain current is given by k( D GS TH ) we have Ma where Mb k( SS 0.5v Ma X i) k( 0.5v Mb X i) X CM S TH CM + 0.5v i CM - 0.5v i v i Ma Ma s Mb Mb SS Ma SS kv i k SS v i, Mb SS kv i k SS v i () Ma Mb kv i k SS v i ()
13 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-3 郭泰豪, Analog C Design, 07 CMOS Multiplier Circuit (Cont.) This MOS version of Gilbert s six-transistor cell is the basic multiplier. v x and v y can be made positive or negative: Four-quadrant multiplier 7 8 CM - 0.5v x v x M3 M4 M5 M6 CM + 0.5v x CM + 0.5v y M M CM - 0.5v y v y SS
14 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-4 郭泰豪, Analog C Design, 07 CMOS Multiplier Circuit (Cont.) Define: input signal v x and v y, the output current out = 7-8 ( ) ( ) ( ) ( ) out 7 8 M3 M5 M4 M6 M3 M4 M6 M5 Refer to 8-, equation () M SS kv y k SS v y, SS y SS M v y Refer to 8-, equation () and assuming v x is sufficient small kv k SS SS v SS y vy M 3 M4 kvx vy vy vx kvx ( ) k k k SS SS v SS y vy M 6 M5 kvx vy vy vx kvx ( ) out ( M3 M4 k ) ( M6 M5 k ) kv References: []J. N. Babanezhad and G. C. Temes, A 0- four-quadrant CMOS analog multiplier, EEE J. Solid-State Circuits, vol. SC-0, pp.58-68, Dec []Gunhee Han and Edgar Sanchez-Sinencio, CMOS Transconductance Multipliers: A Tutorial, EEE Trans. Circuit Syst., vol. 45, pp , Dec x v y k
15 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-5 郭泰豪, Analog C Design, 07 oltage and Current References Circuits that yield a precise DC voltage or current independent of external influences are called voltage references( ref ) or current references ( ref ) Two major specs on ref and ref Temperature Coefficient Power Supply Sensitivity
16 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-6 郭泰豪, Analog C Design, 07 Power Supply Sensitivity of ref / ref The sensitivity of ref to change in a power supply xx ( DD or GND) is given as: S lim 0 / / Once S is known, we obtain S Besides, S and can be similarly obtained
17 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-7 郭泰豪, Analog C Design, 07 Temperature Coefficient of / TC ST ; T T TC T S T T Examples(resistor divider): oltage Sensitivity R R R S Temperature Coefficient TC T xx T R R R R R xx R R R T R R R R T R T R RR R R R T R R T f TC(R )=TC(R ), then TC( )=0
18 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-8 郭泰豪, Analog C Design, 07 Supply ndependent Current Source Neglecting base current N S cc BE / R Assuming CC >> BE CC BE/ R S cc CC CC CC t R t R t / Rln N / S CC RS BE RS R CC Q N BE Q R
19 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-9 郭泰豪, Analog C Design, 07 Breakdown diodes and pn junction diodes(or transistor connected diodes) have opposite temperature coefficients. R z 3BE BE R R R R R o Z BE BE R R R R R R Let Reducing TC( ) by using the combination of Breakdown diode and pn diode Assuming then T z T T R R BE 0 R R, then z T 3.5 3m and o C and T.4 BE m o C Z D D Q R R
20 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-0 郭泰豪, Analog C Design, 07 Bandgap oltage Reference Model CC BE( on ) T kt q m / o C o 3300 ppm / C m / o C T T BE( on ) Sum ref BE(on) G T T generator T G GT Rough calculation BE has a temperature coefficient of m/ o c at room temperature T has a temperature coefficient of m/ o c = BE +G T Assuming BE =0.65, then G=3.5 & =.6 =>TC=0
21 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Bandgap oltage Reference (Cont.) The most popular approach to realize voltage reference for CMOS and bipolar Cs Cancelling the negative temperature dependence of a pn junction with a positive temperature dependence from a PTAT(proportional-toabsolute-temperature) circuit Accurate calculation A forward-biased base-emitter junction of a bipolar transistor has an - relationship given by qbe C S e kt where s is the transistor scale (reverse saturation) current and, although not shown, has a strong dependence on temperature. Writing the base-emitter voltage as a function of collector current and temperature, it can be shown that [Brugler, 967; Tsividis, 980] BE T T T mkt T0 kt JC G0 BE0 ln ln T0 T0 q T q JC0
22 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Bandgap oltage Reference(Cont.) Here, G0 is the bandgap voltage of silicon extrapolated to 0 o k (approximately.06), k is Boltzmann s constant, and m is a temperature constant approximately equal to.3. Also, J C and T are the collector current density and temperature, respectively, while the subscript 0 designates an appropriate quantity at a reference temperature, T 0. Specifically, J C0 is the collector current density at the reference temperature, T 0, whereas J C is the collector current density at the true temperature, T. Also, BE0 is the junction voltage at the reference temperature, T 0, whereas BE is the base-emitter junction voltage at the true temperature, T. ref T BE G0 T G T kt q T T 0 m ln if G is properly taken
23 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-3 郭泰豪, Analog C Design, 07 Bandgap oltage Reference(Cont.) ref ( a ) To 400 o K.70 ( b ) To 300 o K T ref 0 T ref ( c ) To 00 0 T ref o 0 K T o C Temperature coefficient T T ref 0 k q T T m ln
24 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-4 郭泰豪, Analog C Design, 07 Bipolar Bandgap oltage Reference Q Q R DD R Q 4 Q3 BE R Q5 R Q6 E From S S3 BE4 t S4e and Se BE BE4 R BE BE4 R Sexp S t S3 BE4 S4exp t SS4 R tln SS3 S6 BE ER BE R S3 R S6 BE R R S3 R S6 SS4 BE tln R S3 SS3 t S S4 exp R t
25 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-5 郭泰豪, Analog C Design, 07 CMOS Bandgap oltage Reference Operating in Weak nversion A CMOS bandgap voltage reference operating in weak inversion Operational principle: nitial loop gain is greater than loop current increases Equilibrium is achieved when the loop gain is reduced to one by the voltage R across R R SS t ln SS 4 3 BE R R S S 6 3 SS t ln SS 4 3
26 Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-6 郭泰豪, Analog C Design, 07 CMOS Bandgap oltage Reference Operating in Weak nversion (Cont.) Weak inversion (- is similar to bipolar) log DS DS GS GS near off weak on strong inversion inversion DS where W L D0 t exp kt q Parasitic bipolar transistor is needed. (Example with N-well process) BS and nt Th is t exp threshold DS voltage t exp GS nt Th p+ n-well p-substrate
27 CMOS Bandgap oltage Reference Operating in Weak nversion (Cont.) Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-7 郭泰豪, Analog C Design, 07 CMOS circuit M M R DD M3 M4 R R BE M6 R Q5 f BS DS t W L W L W L W L DS M M3 M M4 BS4 W L W L D0 D0, D0 D0 exp exp BS if exp n exp n t GB channel effect is BS n t GB n t GB4 0, t Th Th th ignored BS4 length BS t BS t R BS4 t BS t n t GS modulation Th
28 CMOS Bandgap oltage Reference Operating in Weak nversion (Cont.) M M DD R M3 M4 R Precautions: R BE M6 R Q5 Let M and M 4 must be in weak inversion Leakage currents must be minimized R R Output resistance of the devices must be large to ensure good current mirrors. By using long channel devices or using various mirrors presented before. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8-8 郭泰豪, Analog C Design, 07 R W L S S 3 S BS4 S S BE 4 D0 D0 exp exp SS tln SS S S n t n t GB GB4 Th Th SS tln SS 4 3 BS t BS4 t
Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1
Current Mirrors Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4- 郭泰豪, Analog C Design, 08 { Current Source and Sink Symbol
More informationLecture 4: Voltage References
EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationTuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo
Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.
More informationExperiment #6 MOSFET Dynamic circuits
Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.
More informationMTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap
MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationWhat is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB
Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationChapter 8. Field Effect Transistor
Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationProf. Paolo Colantonio a.a
Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationMicroelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC
Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC F. Xavier Moncunill Autumn 2018 5 Analog integrated circuits Exercise 5.1 This problem aims to follow the steps in the design of
More informationOperational Amplifier (OPAMP)
Operational Amplifier (OPAMP) Analog Cs nclude Operational Amplifier Filters Analog-to-Digital Converter (ADC) Digital-to-Analog Converter (DAC) Analog Modulator Phase-Locked Loop Analog Multiplier Others
More informationECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers
ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-3 MOSFET UNDER
More informationFull Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013
ACEEE Int J on Control System and Instrumentation, Vol 4, No 2, June 2013 Analys and Design of CMOS Source Followers and Super Source Follower Mr D K Shedge 1, Mr D A Itole 2, Mr M P Gajare 3, and Dr P
More informationCHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS
CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS Chapter Outline 8.1 The CMOS Differential Pair 8. Small-Signal Operations of the MOS Differential Pair 8.3 The BJT Differential Pair 8.4 Other Non-ideal
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationElectronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi Module No # 05 FETS and MOSFETS Lecture No # 06 FET/MOSFET Amplifiers and their Analysis In the previous lecture
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationAnalog Integrated Circuit Design Exercise 1
Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationMatched Monolithic Quad Transistor MAT04
a FEATURES Low Offset Voltage: 200 V max High Current Gain: 400 min Excellent Current Gain Match: 2% max Low Noise Voltage at 100 Hz, 1 ma: 2.5 nv/ Hz max Excellent Log Conformance: rbe = 0.6 max Matching
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationPROJECT ON MIXED SIGNAL VLSI
PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly
More informationEE 501 Lab7 Bandgap Reference Circuit
Objective: EE 501 Lab7 Bandgap Reference Circuit 1. Understand the bandgap reference circuit principle. 2. Investigate how to build bandgap reference circuit. Tasks and Procedures: The bandgap reference
More informationDesign of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationLaboratory #9 MOSFET Biasing and Current Mirror
Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output
More informationF7 Transistor Amplifiers
Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance
More informationAN 1651 Analysis and design Of Analog Integrated Circuits. Two Mark Questions & Answers. Prepared By M.P.Flower queen Lecturer,EEE Dept.
AN 1651 Analysis and design Of Analog Integrated Circuits Two Mark Questions & Answers Prepared By M.P.Flower queen Lecturer,EEE Dept. 1.write the poissons equation. UNIT I = charge density = electron
More information0.85V. 2. vs. I W / L
EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationOBSOLETE. Low Noise, Matched Dual Monolithic Transistor MAT02
a FEATURES Low Offset Voltage: 50 V max Low Noise Voltage at 100 Hz, 1 ma: 1.0 nv/ Hz max High Gain (h FE ): 500 min at I C = 1 ma 300 min at I C = 1 A Excellent Log Conformance: r BE 0.3 Low Offset Voltage
More informationAnalog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology
Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple
More informationField Effect Transistors
Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationAll MOS Transistors Bandgap Reference Using Chopper Stabilization Technique
All MOS ransistors Bandgap Reference Using Chopper Stabilization echniue H. D. Roh J. Roh DUANQUANZHEN Q. Z. Duan Abstract A 0.6-, 8-μW bandgap reference without BJs is realized in the standard CMOS 0.13μm
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 MOS Transistor Theory Study conducting channel between
More informationDesign and Analysis of Linear Voltage to current converters using CMOS Technology
Design and Analysis of Linear Voltage to current converters using CMOS Technology Divya Bansal ECE department VLSI student Chandigarh engineering college,landra Divyabansal74@yahoo.in Ekta Jolly ECE Department
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationPhy 335, Unit 4 Transistors and transistor circuits (part one)
Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit
More informationLow-voltage, High-precision Bandgap Current Reference Circuit
Low-voltage, High-precision Bandgap Current Reference Circuit Chong Wei Keat, Harikrishnan Ramiah and Jeevan Kanesan Department of Electrical Engineering, Faculty of Engineering, University of Malaya,
More informationEE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit
EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit Due Nov. 19, 2015 Objective: 1. Understand the Widlar current source circuit. 2. Built a Self-biasing current source circuit. 3. Understand
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationLecture #3: Voltage Regulator
Lecture #3: Voltage Regulator UNVERSTY OF CALFORNA, SAN DEGO Voltage regulator is a constant voltage source with a high current capacity to drive a low impedance load. A full-wave rectifier followed by
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationElectronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor
Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Introduction Why we call it Transistor? The name came as an
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationLow Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal
Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Nima Sadeghi nimas@ece.ubc.ca Department of Electrical and Computer Engineering University
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationApplied Electronics II
Applied Electronics II Chapter 2: Differential Amplifier School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Abel G. April 4, 2016 Chapter
More informationBJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationDESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.
http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationTradeoffs and Optimization in Analog CMOS Design
Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of
More informationC H A P T E R 5. Amplifier Design
C H A P T E 5 Amplifier Design The Common-Source Amplifier v 0 = r ( g mvgs )( D 0 ) A v0 = g m r ( D 0 ) Performing the analysis directly on the circuit diagram with the MOSFET model used implicitly.
More informationLow Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora
Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference V. Gupta and G.A. Rincón-Mora Abstract: A 0.6µm-CMOS sub-bandgap reference circuit whose output voltage is, unlike reported literature, concurrently
More informationDifferential Amplifiers/Demo
Differential Amplifiers/Demo Motivation and Introduction The differential amplifier is among the most important circuit inventions, dating back to the vacuum tube era. Offering many useful properties,
More informationA Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient
A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V power-efficient rail-to-rail Op-Amp from a lower total supply voltage.
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More information