EE247 Lecture 10. EECS 247 Lecture 10 Switched-Capacitor Filters 2010 H. K. Page 1. DDI Switched-Capacitor Integrator 1 2 C I. Vin. Cs 1.
|
|
- Miles Jacobs
- 5 years ago
- Views:
Transcription
1 EE247 Lecture 0 Switched-capacitor filter (continued) DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Switched-capacitor reonator Bandpa S.. filter Lowpa S.. filter Switched-capacitor filter deign conideration Termination implementation Tranmiion zero implementation Effect of non-idealitie Switched-capacitor filter utilizing double ampling technique EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page DDI Switched-apacitor Integrator Vin V o z jt ( z ), z e I I V z z in j T / 2 j j e ince : in e e I jt I jt / 2 jt / 2 e e e 2j jt / 2 j e I 2inT / 2 T / 2 jt / 2 e I jt int / 2 Ideal Integrator Magnitude Error EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 2
2 DDI Switched-apacitor Integrator Vin j T / 2 ( z ) T / 2 e I j T in T / 2 V in Example: Mag. & phae error for: - f / f =/2 Mag. error = % or 0.dB Phae error=5 degree Q intg = f / f =/32 Mag. error=0.6% or 0.04dB Phae error=5.6 degree Q intg = -0.2 DDI Integrator: magnitude error no problem phae error major problem EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 3 5 th Order Low-Pa Switched apacitor Filter j Built with DDI Integrator j -plane oare View -plane Fine View Example: 5th Order Elliptic Filter Ideal Pole Singularitie puhed Ideal Zero - toward RHP due to DDI Pole integrator exce phae DDI Zero EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 4
3 H j Paband Peaking Switched apacitor Filter Build with DDI Integrator S DDI baed Filter Zero lot! f / 2 ontinuou-time Prototype Frequency (Hz) f 2f f EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 5 Switched-apacitor Integrator Output Sampled on 2 Vin Sample output ½ clock cycle earlier Sample output on 2 EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 6
4 (n-3/2)t Switched-apacitor Integrator Output Sampled on 2 (n-)t (n-/2)t nt (n+/2)t 2 2 (n+)t lock Vin V 2 F Q [(n-)t ]= V i [(n-)t ], Q I [(n-)t ] = Q I [(n-3/2)t ] F 2 Q [(n-/2) T ] = 0, Q I [(n-/2) T ] = Q I [(n-3/2) T ] + Q [(n-) T ] F _ Q [nt ] = V i [nt ], Q I [nt ] = Q I [(n-) T ] + Q [(n-) T ] F 2 Q [(n+/2) T ] = 0, Q I [(n+/2) T ] = Q I [(n-/2) T ] + Q [n T ] EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 7 (n-3/2)t Switched-apacitor Integrator Output Sampled on 2 (n-)t (n-/2)t nt 2 2 (n+)t lock Vin V Q I [(n+/2) T ] = Q I [(n-/2) T ] + Q [n T ] V o2 = - Q I / & V i = Q / V o2 [(n+/2) T ] = V o2 [(n-/2) T ] - V i [n T ] Uing the z operator rule: V o2 z / 2 ( z ) V o2 z = /2 V o2 z -/2 I z - V i V in EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 8
5 LDI Switched-apacitor Integrator LDI (Lole Dicrete Integrator) ame a DDI but output i ampled ½ clock cycle earlier LDI V o2 z / 2 jt ( z ), z e I V z in Vin e jt / 2 I jt I jt / 2 jt / 2 e e e j I 2 int / 2 I j T Ideal Integrator T / 2 int / 2 Magnitude Error No Phae Error! For ignal at frequencie << ampling freq. Magnitude error negligible EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 9 H j Zero Preerved Switched-apacitor Filter Built with LDI Integrator f /2 Frequency f (Hz) 2f f EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 0
6 Switched-apacitor Integrator Paraitic apacitor Senitivity Vin 2 p2 p + p3 - Effect of paraitic capacitor: - p3 driven by opamp o.k. 2- p2 at opamp virtual gnd o.k. 3- p harge to Vin & dicharge into, p include the MOS witch junction capacitor which are voltage dependent, not only affect ratio but reult in non-linearitie Problem paraitic capacitor enitivity EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page Paraitic Inenitive Bottom-Plate Switched-apacitor Integrator Senitive paraitic cap. p rearrange circuit o that p charge/dicharge = p grounded doe not 2= p at virtual ground 2 - Vi+ p p2 + Vi- Solution: Bottom plate capacitor integrator EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 2
7 Bottom Plate Switched-apacitor Integrator Vi+ 2 Note: Different delay from Vi+ & Vi- to either output Special attention needed for input/output connection to enure LDI realization - + Vi- 2 2 Output/Input z-tranform 2 on on 2 z z 2 Vi+ I I on z z Vion 2 I I z z z 2 EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 3 Bottom Plate Switched-apacitor Integrator z-tranform Model Vi+ Vi- I 2 z -z 2 z z + z 2 Input/Output z-tranform z z 2 2 Vi+ I I z 2 z 2 z Viz 2 2 LDI EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 4
8 LDI Switched-apacitor Ladder Filter z 2 2 z z z 2 2 z z z 2 z 2 z 2 2 z z z 2 To tet whether LDI or DDI Need to examine delay around the integrator loop Delay around integrator loop i (z -/2. z +/2 =) LDI function EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 5 Switched-apacitor LDI Reonator Reonator Signal Flowgraph f R eq 2 2 f 3 2 R eq3 4 4 EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 6
9 Fully Differential Switched-apacitor Reonator Note: Two et of S.. bottom plate network for each differential integrator 2 2 EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 7 Switched-apacitor LDI Bandpa Filter Utilizing ontinuou-time Termination V i Bandpa Filter Signal Flowgraph 0 V o -/Q V o2 Q V o 0 V o2 Feedback in the amount of -/Q provided from V o2 to V o via the addition of capacitor Q 3 f f Q 2 Q V i EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 8
10 Magnitude (db) Example: 2 nd Order S.. Bandpa Filter -Plane veru z-plane -plane j z-plane EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 9 Switched-apacitor LDI Bandpa Filter ontinuou-time Termination f f f Df 0 Q Q f dB Df Both f 0 and Df accurately determined by cap ratio & clock frequency f 0 Frequency 0. 0 EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 20
11 Fifth Order All-Pole LDI Low-Pa Ladder Filter omplex onjugate Termination Termination Reitor Termination Reitor omplex conjugate termination (alternate phae witching) Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 2 Fifth-Order All-Pole Low-Pa Ladder Filter Termination Implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 22
12 Sixth-Order Elliptic LDI Bandpa Filter Tranmiion Zero Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 23 Ue of T-Network V V 2 2 V2 4 V High Q filter large cap. ratio for Q & tranmiion zero implementation To reduce large ratio required T-network utilized Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 24
13 Sixth Order Elliptic Bandpa Filter Utilizing T-Network Q implementation Zero T-network utilized for: Q implementation Tranmiion zero implementation Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 9 Switched-apacitor Filter 200 H. K. Page 25 Effect of Opamp Nonidealitie on Switched apacitor Filter Behavior Opamp finite gain Opamp finite bandwidth Source of ditortion Finite lew rate of the opamp Non-linearity aociated with opamp output/input characteritic apacitor non-linearity- uually inignificant, imilar to cont. time filter harge injection & clock feedthrough (will be covered in the overampling data converter ection) EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 26
14 Effect of Opamp Non-Idealitie Finite D Gain H( ) f f I a o H( ) o a Qint g a Vi+ Vi Input/Output z-tranform D Gain = a Finite D gain ame effect in S.. filter a for.t. filter If D gain not high enough lowing of overall Q & droop in paband EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 27 Effect of Opamp Non-Idealitie Finite Opamp Bandwidth Vi+ Vi Input/Output z-tranform Unity-gainfreq. V o 2 ettling error time = f t T=/f Aumption- Opamp doe not lew (will be reviited) Opamp ha one pole only exponential ettling Ref: K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 28
15 Vi+ Effect of Opamp Non-Idealitie Finite Opamp Bandwidth k k I H actual ( Z ) H e e Z ideal( Z ) I where k I ft I f ft Opamp unity gain frequency, f lock frequency Ref: Vi- Input/Output z-tranform Unity-gainfreq.= f t V o 2 ettling error T=/f time K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 29 Example: For db magnitude repone deviation: - f c /f =/2 f c /f t ~0.04 f t >25f c 2- f c /f =/32 f c /f t ~0.022 f t >45f c 3- ont.-time f c /f t ~/700 f t >700f c Effect of Opamp Finite Bandwidth on Filter Magnitude Repone T non-ideal / T ideal (db) Active R f c /f =/32 f c /f =/2 Ref: f c /f t K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 9 Switched-apacitor Filter 2009 H. K. Page 30
16 Effect of Opamp Finite Bandwidth on Filter ritical Frequency Example: For maximum critical frequency hift of <% - f c /f =/32 f c /f t ~0.028 f t >36f c 2- f c /f =/2 f c /f t ~0.046 f t >22f c D c / c Active R f c /f =/32 f c /f =/2 3- Active R f c /f t ~0.008 f t >25f c Ref: f c /f t K.Martin, A. Sedra, Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched- apacitor Filter," IEEE Tran. ircuit Syt., vol. AS-28, no. 8, pp , Aug 98. EES 247 Lecture 9 Switched-apacitor Filter 2009 H. K. Page 3 Opamp Bandwidth Requirement for Switched- apacitor Filter ompared to ontinuou-time Filter Finite opamp bandwidth caue phae lag at the unity-gain frequency of the integrator for both type filter Reult in negative intg. Q & thu increae overall Q reult in peaking in the paband of interet For given filter requirement, opamp bandwidth requirement much le tringent for S.. filter compared to cont. time filter Lower power diipation for S.. filter (at low freq. only ince other nonidealitie dominate at high freq.) Finite opamp bandwidth caue down hifting of critical frequencie in both type filter Since cont. time filter are uually tuned tuning account for frequency deviation S.. filter are untuned and thu frequency hift could caue problem particularly for narrow-band filter EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 32
17 Effect of Opamp Nonidealitie on Switched-apacitor Filter Performance Opamp finite gain Opamp finite bandwidth Source of ditortion Finite lew rate of the opamp Non-linearity aociated with opamp output/input characteritic apacitor non-linearity- uually inignificant, imilar to cont. time filter harge injection & clock feedthrough (will be covered in the overampling data converter ection) EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 33 What i Slewing? Vin 2 - L V o + 2 Vi- Vi+ Aumption: Integrator opamp i a imple cla A tranconductance type differential pair with fixed tail current, I=cont. I EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 34
18 What i Slewing? I o v.. V in I o I max= +I 2 V o Slope ~ g m V in 2 I o V max I max= -I /2 Vi- I Vi+ V > V max Output current contant I o =I/2 or I/2 ontant current charging/dicharging : V o ramp down/up Slewing After V i dicharged enough to have: V <V max I o =gm V Output Exponential or over/under-hoot ettling EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 35 Ditortion Induced by Opamp Finite Slew Rate Output ltage Multiple pole ettling One pole ettling Slewing Settling Settling (multi-pole) Time EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 36
19 Ideal Switched-apacitor Output Waveform Vin - + lock 2 Vin Vin Vc 2 High harge tranferred from to I EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 37 Slew Limited Switched-apacitor Integrator Output Slewing & Settling lock 2 -ideal -real Slewing Linear Settling Slewing Linear Settling EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 38
20 Ditortion Induced by Finite Slew Rate of the Opamp Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/2). EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 39 Ditortion Induced by Opamp Finite Slew Rate Error due to exponential ettling change linearly with ignal amplitude Error due to lew-limited ettling change non-linearly with ignal amplitude (doubling ignal amplitude X4 error) For high-linearity need to have either high lew rate or non-lewing opamp HDk ST r k k o T o in V in o T f HD o 3 for fo f HD S 3 rt 5 5Sr f Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/2). EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 40
21 HD3 [db] Example: Slew Related Harmonic Ditortion 2 8 o T o in V HD 2 3 SrT f HD o 3 5S r f 2dB Switched-capacitor filter with 4kHz bandwidth, f =28kHz, S r =V/mec, V o =3V Ref: K.L. Lee, Low Ditortion Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Feb. 986 (ERL Memorandum No. UB/ERL M86/2). EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 4 Ditortion Induced by Opamp Finite Slew Rate Example f / f =/2-80 f / f =/ (Slew-rate / f ) [V] EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 42
22 Ditortion Induced by Finite Slew Rate of the Opamp Note that for a high order witched capacitor filter only the lat tage lewing will affect the output linearity (a long a the previou tage ettle to the required accuracy) an reduce lew limited non-linearitie by uing an amplifier with a higher lew rate only for the lat tage an reduce lew limited non-linearitie by uing cla A/B amplifier Even though the output/input characteritic i non-linear a long a the D open-loop gain i high, the ignificantly higher lew rate compared to cla A amplifier help improve lew rate induced ditortion in S.. filter In cae where the output i ampled by another ampled data circuit (e.g. an AD or a S/H) no iue with the lewing of the output a long a the output ettle to the required accuracy & i ampled at the right time EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 43 More Realitic Switched-apacitor ircuit Slew Scenario Vin L 2 t=0+ L At the intant connect to input of opamp (t=0+) Opamp not yet active at t=0+ due to finite opamp bandwidth delay Feedforward path from input to output generate a voltage pike at the output with polarity oppoite to final tep- pike magnitude function of, L, Spike increae lewing period Eventually, opamp become active - tart lewing followed by ubequent ettling EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 44
23 Switched-apacitor ircuit Opamp not t=0+ Vin L + t=0+ t0 t0 I L eq eq I L harg e haring : V V where DV V V t0 t0 I t0 I out I L eq I L t0 t0 t0 t0 L I eq L L t0 t0 I t0 out L I L Au min g V V V V DV V V Note that DV V V final t0 t0 out I I L EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 45 More Realitic Switched-apacitor ircuit Slew Scenario Vin L + t=0+ L Notice that if L i large ome of the charge tored on i lot prior to opamp becoming effective operation looe accuracy harg e haring : V V where V V V t0 t0 t0 eq t0 t0 I L eq eq I L L I L Partly reponible for S.. filter only good for low-frequency application EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 46
24 More Realitic S.. Slew Scenario _ideal _real _real Including t=0+ pike Slewing Linear Settling Slewing Linear Settling Spike generated at t=0+ Slewing Linear Settling Slewing Ref: R. atello, Low ltage, Low Power Switched-apacitor Signal Proceing Technique," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, Aug. 84 (ERL Memorandum No. UB/ERL M84/67). EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 47 Effect of Opamp Nonidealitie on Switched apacitor Filter Behavior Opamp finite gain Opamp finite bandwidth Source of ditortion Finite lew rate of the opamp Non-linearity aociated with opamp output/input characteritic apacitor non-linearity- uually inignificant, imilar to cont. time filter harge injection & clock feedthrough (will be covered in the overampling data converter ection) EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 48
25 Source of Noie in Switched- apacitor Filter Opamp Noie Thermal noie /f (flicker) noie Thermal noie aociated with the witching proce (kt/) Same a continuou-time filter Precaution regarding aliaing of noie required EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 49 Extending the Maximum Achievable ritical Frequency of Switched-apacitor Filter onider a witchedcapacitor reonator: Regular ampling: Each opamp i buy ettling only during one of the two clock phae Idle during the other clock phae 2 2 Note: During both opamp are idle EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 50
26 Switched-apacitor Reonator Uing Double-Sampling Double-ampling: 2 nd et of witche & ampling cap added to all integrator 2 While one et of witche/cap ampling the other et tranfer charge into the intg. cap Opamp buy during both clock phae 2 Effective ampling freq. twice the clock freq. while opamp bandwidth requirement remain the ame EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 5 Double-Sampling Iue f clock f = 2f clock Iue to be aware of: - Jitter in the clock - Unequal clock phae -Mimatch in ampling cap. Reult in paraitic paband Ref: Tat. hoi, "High-Frequency MOS Switched-apacitor Filter," U.. Berkeley, Department of Electrical Engineering, Ph.D. Thei, May 983 (ERL Memorandum No. UB/ERL M83/3). EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 52
27 Sixth Order Bandpa Filter Signal Flowgraph Vin V out 0 0 Q Q EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 53 Double-Sampled Fully Differential 6 th Order S.. All-Pole Bandpa Filter - ont. time termination (Q) implementation - Folded-acode opamp with f u = 00MHz ued - enter freq. 3.MHz (Meaured error >%), filter Q=55 - lock freq. 2.83MHz effective overampling ratio Meaured dynamic range 46dB (IM3=%) Ref: B.S. Song, P.R. Gray "Switched-apacitor High-Q Bandpa Filter for IF Application," IEEE Journal of Solid State ircuit, l. 2, No. 6, pp , Dec EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 54
28 Magnitude (db) Switched-apacitor Filter Application Example: ice-band ODE (oder-decoder) hip f = 024kHz f = 28kHz f = 8kHz f = 8kHz f = 28kHz f = 8kHz f = 28kHz f = 28kHz Ref: D. Senderowicz et. al, A Family of Differential NMOS Analog ircuit for PM odec Filter hip, IEEE Journal of Solid-State ircuit, l.-s-7, No. 6, pp , Dec EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 55 ODE Tranmit Path Lowpa Filter Frequency Repone 0 Note: f =28kHz Frequency (Hz) EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 56
29 Magnitude (db) Magnitude (db) ODE Tranmit Path Highpa Filter Frequency (Hz) Note: f =8kHz 0000 EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 57 ODE Tranmit Path Filter Overall Frequency Repone Frequency (Hz) 0000 Low Q bandpa (Q<) filter hape Implemented with lowpa followed by highpa EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 58
30 ODE Tranmit Path locking Scheme Firt filter ( t order R type) perform anti-aliaing for the next S.. biquad The firt 2 tage filter form 3 rd order elliptic with corner 32kHz Anti-aliaing for the next S.. lowpa filter with 3.4kHz corner freq. The tage prior to the high-pa perform anti-aliaing for highpa Notice gradual lowering of clock frequency Eae of anti-aliaing EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 59 S Filter Summary Pole and zero frequencie proportional to Sampling frequency f apacitor ratio High accuracy and tability in repone Long time contant realizable without large R, ompatible with tranconductance amplifier Reduced circuit complexity, power diipation Amplifier bandwidth requirement le tringent compared to T filter (low frequencie only) Iue: Sampled-data filter require anti-aliaing prefiltering EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 60
31 Switched-apacitor Filter veru ontinuou- Time Filter Limitation onidering overall effect: Magnitude Error 5-0MHz ont. Time Filter S.. Filter Filter bandwidth Auming contant opamp f u Limited witched-capacitor filter performance frequency range EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 6 Summary Filter Performance veru Filter Topology Max. Uable Bandwidth SNDR Freq. Tolerance w/o Tuning Opamp-R ~0MHz 60-90dB % -5% Freq. Tolerance + Tuning Opamp finite unitygain-bandwidth Opamp ettling iue Opamp finite lew rate lock feedthru & witch charge injection Switch+ ampling cap. finite timecontant Opamp- MOSFET- Opamp- MOSFET-R ~ 5MHz 40-60dB % -5% ~ 5MHz 50-90dB % -5% Gm- ~ 00MHz 40-70dB % -5% Switched apacitor ~ 0MHz 40-90dB <% _ EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 62
32 Frequency repone Frequency Warping ontinuou time (-plane): imaginary axi Sampled time (z-plane): unit circle ontinuou to ampled time tranformation Should map imaginary axi onto unit circle How do S.. integrator map frequencie? 2 z H S.. ( z ) int z int 2 j in f T EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 63 T Sntegrator omparion T Integrator Sntegrator H 2 R( ) z H S ( z ) int z 2 jf R int j in f S T Identical time contant: int R f Set: H R (f R ) = H S (f S ) f R f f in f S 2 EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 64
33 LDI Integration f S /f / f R /f f R f f in f S R frequencie up to f / map to phyical (real) S frequencie Frequencie above f / do not map to phyical frequencie Mapping i ymmetric about f /2 (aliaing) Accurate only for f R << f EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 65 Material overed in EE247 Where are We? Filter ontinuou-time filter Biquad & ladder type filter Opamp-R, Opamp-MOSFET-, gm- filter Automatic frequency tuning Switched capacitor (S) filter Data onverter D/A converter architecture A/D converter Nyquit rate AD- Flah, Pipeline AD,. Overampled converter Self-calibration technique Sytem utilizing analog/digital interface EES 247 Lecture 0 Switched-apacitor Filter 200 H. K. Page 66
EE247 Lecture 9. Sampling Sine Waves Frequency Spectrum
EE247 Lecture 9 Switched-capacitor filters (continued) Example of anti-aliasing prefilter for S.. filters Switched-capacitor network electronic noise Switched-capacitor integrators DDI integrators LDI
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE47 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 47
More informationEE247 Lecture 11. Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary
EE247 Lecture 11 Switched-Capacitor Filters (continued) Effect of non-idealities Bilinear switched-capacitor filters Filter design summary Comparison of various filter topologies Data Converters EECS 247
More informationEE247 Lecture 8. Lowpass to Bandpass Transformation Table
EE47 ecture 8 ontinuoutime filter Bandpa filter Example: Gm BP filter uing imple diff. pair inearity & noie iue Variou Gm Filter implementation omparion of continuoutime filter topologie Switchedcapacitor
More informationDIGITAL COMMUNICATION
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL COMMUNICATION Spring 2010 Yrd. Doç. Dr. Burak Kelleci OUTLINE Line Code Differential Encoding Regeneration, Decoding and Filtering Delta Modulation
More informationEE247 Lecture 7. Example Gm-C BP filter using simple diff. pair. Various Gm-C Filter implementations Comparison of continuous-time filter topologies
Summary lat lecture EE247 Lecture 7 Continuoutime filter Bandpa filter Example GmC BP filter uing imple diff. pair Linearity Noie Variou GmC Filter implementation Comparion of continuoutime filter topologie
More informationEE247 Lecture 8. Lowpass to bandpass transformation Example: Gm-C BP filter using simple diff. pair
EE47 Lecture 8 Summary of lat lecture Continuoutime filter Bandpa filter Lowpa to bandpa tranformation Example: GmC BP filter uing imple diff. pair Linearity & noie iue Variou GmC Filter implementation
More informationMAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources
Deign Note: HFDN-31.0 Rev.1; 04/08 MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock Source MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock
More informationEE247 Lecture 8. Summary Lecture 7
EE47 Lecture 8 Continuoutime filter deign conideration Monolithic highpa filter Active bandpa filter deign Lowpa to bandpa tranformation Example: 6 th order bandpa filter GmC bandpa filter uing imple diff.
More informationTypical wireless DSP system. Lecture 2 Data Conversion. Typical hard disk DSP system. Typical PCM voiceband DSP system.
Lecture Data Converion Typical wirele DSP ytem Objective: Review ignal converion in context of DSP ytem Important iue relating to ignal converion including: Sampling and aliaing Signal to quantization
More informationPhase-Locked Loops (PLL)
Phae-Locked Loop (PLL) Recommended Text: Gray, P.R. & Meyer. R.G., Analyi and Deign of Analog Integrated Circuit (3 rd Edition), Wiley (992) pp. 68-698 Introduction The phae-locked loop concept wa firt
More informationAnalog Filter Design
Analog Filter Deign Part. 3: Time ontinuou Filter Implementation Sect. 3-a: General conideration Paive filter P. Bruchi - Analog Filter Deign Deign approache H() V V S Paive (R) ladder filter acade of
More informationELG4139: Passive Filters
EG439: Paive Filter A ilter i a ytem that procee a ignal in ome deired ahion. There are two broad categorie o ilter: An analog ilter procee continuou-time ignal A digital ilter procee dicrete-time ignal.
More informationProduced in cooperation with. Revision: May 26, Overview
Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient
More informationMM6 PID Controllers. Readings: Section 4.2 (the classical three-term controllers, p except subsection 4.2.5); Extra reading materials
MM6 PID Controller Reading: Section 4.2 the claical three-term controller, p.179-196 except ubection 4.2.5; Extra reading material 9/9/2011 Claical Control 1 What have we talked in MM5? Stability analyi
More informationCommunication Systems, 5e
Communication Sytem, 5e Chapter 6: Sampling and pule modulation A. Bruce Carlon Paul B. Crilly 00 The McGraw-Hill Companie Chapter 6: Sampling and pule modulation Sampling theory and practice Pule-amplitude
More informationComm 502: Communication Theory. Lecture 5. Intersymbol Interference FDM TDM
Lecture 5 Interymbol Interference FDM TDM 1 Time Limited Waveform Time-Limited Signal = Frequency Unlimited Spectrum Square Pule i a Time-Limited Signal Fourier Tranform 0 T S -3/T S -2/T S -1/T S 0 1/T
More informationFormatting and Baseband. Formatting & Baseband. Page 1. Formatting and Baseband Modulation. CSE4214 Digital Communications
CSE4214 Digital Communication CSE4214 Digital Communication Chapter 2 Formatting Formatting and Baeband Modulation Formatting & Baeband Formatting and Baeband 3 4 Page 1 1 What i Formatting? Information
More informationV is sensitive only to the difference between the input currents,
PHYSICS 56 Experiment : IC OP-Amp and Negative Feedback In thi experiment you will meaure the propertie of an IC op-amp, compare the open-loop and cloed-loop gain, oberve deterioration of performance when
More informationExperiment 8: Active Filters October 31, 2005
Experiment 8: Active Filter October 3, In power circuit filter are implemented with ductor and capacitor to obta the deired filter characteritic. In tegrated electronic circuit, however, it ha not been
More informationSWITCHED CAPACITOR CIRCUITS
EE37 Advanced Analog ircuits Lecture 7 SWITHED APAITOR IRUITS Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen Understanding of MOS analog circuit
More informationDESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS
DESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS 1 DHANABAL R, 2 BHARATHI V, 3 NAAMATHEERTHAM R SAMHITHA, 4 G.SRI CHANDRAKIRAN, 5 SAI PRAMOD KOLLI 1 Aitant Profeor (Senior Grade), VLSI
More informationComplex Filters. Filter parasitics and Tuning
oplex Filter. Filter paraitic and Tuning l l l l Filter Tuning tuning Tuner architecture Analog group-delay equalizer oplex filter theory Realization Appendix pact of none-ideal» Finite input and put conductance/capacitance»
More informationPosition Control of a Large Antenna System
Poition Control of a Large Antenna Sytem uldip S. Rattan Department of Electrical Engineering Wright State Univerity Dayton, OH 45435 krattan@c.wright.edu ABSTRACT Thi report decribe the deign of a poition
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationHIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY
HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:
More informationSwitched Capacitor Concepts & Circuits
Switched apacitor oncepts & ircuits Outline Why Switched apacitor circuits? Historical Perspective Basic Building Blocks Switched apacitors as Resistors Switched apacitor Integrators Discrete time & charge
More informationChapter Introduction
Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated
More informationECE 6640 Digital Communications
ECE 6640 Digital Communication Dr. Bradley J. Bazuin Aitant Profeor Department of Electrical and Computer Engineering College of Engineering and Applied Science Chapter 2 2. Formatting and Baeband Modulation.
More informationEE247 Lecture 6. Summary Lecture 5
EE247 Lecture 6 ontinuoustime filters (continued) Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses or laser Automatic onchip filter tuning
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More informationEELE Lecture 11 Filter example, Bandwidth definitions and BPSK example
EELE445-14 Lecture 11 Filter example, Bandwidth definition and BPSK example Example: White noie through filter 0 S n (f) RC LPF fc = 10 MHz Find S n (f) in Watt/Hz The equivalent noie bandwidth of the
More informationECE 6640 Digital Communications
ECE 6640 Digital Communication Dr. Bradley J. Bazuin Aitant Profeor Department of Electrical and Computer Engineering College of Engineering and Applied Science Chapter. Formatting and Baeband Modulation.
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationFrequency Calibration of A/D Converter in Software GPS Receivers
Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method
More informationObservations on Windows
Obervation on Window Window with low idelobe level have large tranition bandwidth'. Tranition bandwidth i inverely proportional to N for a given window. Indeed, the ratio of tranition width over idelobe
More informationActive vibration isolation for a 6 degree of freedom scale model of a high precision machine
Active vibration iolation for a 6 degree of freedom cale model of a high preciion machine W.B.A. Boomma Supervior Report nr : Prof. Dr. Ir. M. Steinbuch : DCT 8. Eindhoven Univerity of Technology Department
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationDigitally Programmable Voltage Mode Quadrature Oscillator Using Current Conveyors
International Journal of Engineering eearch and Development e-iss: 78-67X, p-iss : 78-8X, www.ijerd.com Volume, Iue 8 (January 3), PP. -6 Digitally Programmable Voltage Mode Quadrature Ocillator Uing urrent
More informationAN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS
AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS Alion de Oliveira Morae (1), Joé Antonio Azevedo Duarte (1), Sergio Fugivara (1) (1) Comando-Geral de Tecnologia Aeroepacial,
More informationSummary of Lecture 4
EE47 Lecture 5 Filters Effect of integrator nonidealities on filter behavior Integrator quality factor and its influence on filter frequency characteristics Filter dynamic range limitations due to limited
More informationLecture 11. Noise from optical amplifiers. Optical SNR (OSNR), noise figure, (electrical) SNR Amplifier and receiver noise
Lecture 11 Noie from optical amplifier EDFA noie Raman noie Optical SNR (OSNR), noie figure, (electrical) SNR Amplifier and receiver noie ASE and hot/thermal noie Preamplification for SNR improvement Fiber
More informationGemini. The errors from the servo system are considered as the superposition of three things:
Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear
More informationIJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):
IJSRD - International Journal for Scientific Reearch & Development Vol. 3, Iue 11, 2016 ISSN (online): 2321-0613 Deign and Analyi of IIR Peak & Notch Ravi Choudhary 1 Pankaj Rai 2 1 M.Tech. Student 2 Aociate
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationLab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018
EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware
More informationExperiment 4: Active Filters
Experiment : Active Filter In power circuit filter are implemented with ductor and capacitor to obta the deired filter characteritic. In tegrated electronic circuit, however, it ha not been poible to realize
More informationSummary of Lecture 4
EE47 Lecture 5 Filters Effect of integrator nonidealities on filter behavior Integrator quality factor and its influence on filter frequency characteristics (brief review for last lecture) Filter dynamic
More informationSummary Last Lecture
EE247 Lecture 16 D/A onverters (continued) DA reconstruction filter AD onverters Sampling Sampling switch considerations Thermal noise due to switch resistance lock jitter related non-idealities Sampling
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationUNIVERSITY OF SASKATCHEWAN EE456: Digital Communications FINAL EXAM, 9:00AM 12:00PM, December 9, 2010 (open-book) Examiner: Ha H.
Name: Page 1 UNIVERSIY OF SASKACHEWAN EE456: Digital Communication FINAL EXAM, 9:00AM 1:00PM, December 9, 010 (open-book) Examiner: Ha H. Nguyen Permitted Material: Only textbook and calculator here are
More informationSCK LAB MANUAL SAMPLE
SCK LAB MANUAL SAMPLE VERSION 1.2 THIS SAMPLE INCLUDES: TABLE OF CONTENTS TWO SELECTED LABS FULL VERSION IS PROVIDED FREE WITH KITS Phone: +92 51 8356095, Fax: +92 51 8311056 Email: info@renzym.com, URL:www.renzym.com
More informationResonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski
A B O R A T O R Y O F I N E A R I R U I T S Reonant amplifier 3 Marek Wójcikowki Englih verion prepared by Wieław Kordalki. Introduction Thi lab allow you to explore the baic characteritic of the reonant
More informationBasic Study of Radial Distributions of Electromagnetic Vibration and Noise in Three-Phase Squirrel-Cage Induction Motor under Load Conditions
http://dx.doi.org/0.42/jicem.203.2.2.54 54 Journal of International Conference on Electrical Machine and Sytem Vol. 2, No. 2, pp. 54 ~58, 203 Baic Study of Radial Ditribution of Electromagnetic Vibration
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSummary Last Lecture
EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning
More informationPrevious lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot?
Lecture 5 Control of DVD reader Previou lecture Focu control Radial control (Track following) Lecture 4: Specification in frequency domain Loop haping deign Problem formulation Modeling Specification Focu
More informationSummary of Last Lecture
EE247 Lecture 2 ADC Converters (continued) Successive approximation ADCs (continued) Flash ADC Flash ADC sources of error Sparkle code Meta-stability Comparator design EECS 247 Lecture 2: Data Converters
More informationPower Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications
.0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)
More informationDVCC Based K.H.N. Biquadratic Analog Filter with Digitally Controlled Variations
American Journal of Electrical and Electronic Engineering, 2014, Vol. 2, No. 6, 159-164 Available online at http://pub.ciepub.com/ajeee/2/6/1 Science and Education Publihing DO:10.12691/ajeee-2-6-1 DVCC
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationEEEE 480 Analog Electronics
EEEE 480 Analog Electronic Lab #1: Diode Characteritic and Rectifier Circuit Overview The objective of thi lab are: (1) to extract diode model parameter by meaurement of the diode current v. voltage characteritic;
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationThe Cascode and Cascaded Techniques LNA at 5.8GHz Using T-Matching Network for WiMAX Applications
International Journal of Computer Theory and Engineering, Vol. 4, No. 1, February 01 The Cacode and Cacaded Technique LNA at 5.8Hz Uing T-Matching Network for WiMAX Application Abu Bakar Ibrahim, Abdul
More informationAnalysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k
Control of a dierential-wheeled robot Ond ej Stan k 2013-07-17 www.otan.cz SRH Hochchule Heidelberg, Mater IT, Advanced Control Engineering project Abtract Thi project for the Advanced Control Engineering
More informationREAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*
Copyright 2002 IFAC 5th Triennial World Congre, Barcelona, Spain REAL-TIME IMPLEMENTATION OF A NEURO- FOR SYNCHRONOUS GENERATOR M. M. Salem** A. M. Zaki** O. P. Malik* *The Univerity of Calgary, Canada
More informationDigital Control of DC DC Buck Converter
Digital ontrol of D D uck onverter Smruthi M Krihnan Department of Electrical and Electronic Engineering R V ollege of Engineering, angalore, Karnataka, India Prof. Vaudeva anninthaa K ociate Profeor,
More informationEE247 Lecture 6. Frequency tuning for continuous-time filters
EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning
More informationCHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER
16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are
More informationThis document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.
Thi document i downloaded from DRNTU, Univerity Library, Singapore. Title A circuit baed behavioral modeling of ContinuouTime Sigma Delta modulator Author() Leow, Yoon Hwee; Zhang, Fan; Teh, Li Lian; Siek,
More informationFilters. Passive Filters
Filter Paive Filter A filter i a iruit that i deigned to pa ignal with deired frequenie and rejet or attenuate other. A filter i a paive filter if it onit of only paive element, L, and C. A lowpa filter
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationTasks of Power Electronics
Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated
More informationPULSEWIDTH CONTROL WITH DELAY LOCKED LOOP
PULSEWITH ONTOL WITH ELAY LOKE LOOP Goran S. Jovanović and Mile K. Stojčev Faculty of Electronic Engineering, Univerity of Niš, Aleandra Medvedova 4, Niš, Serbia, tojcev@elfa.ni.ac.yu Abtract-- The duty-cycle
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationEE 508 Lecture 28. Integrator Design. Alaising in SC Circuits Elimination of redundant switches Switched Resistor Integrators
EE 508 Lecture 28 Integrator Design Alaising in S ircuits Elimination of redundant switches Switched Resistor Integrators Review from last time The S integrator 1 1 I 0eq= f LK Observe this circuit has
More informationConstant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers
http://dx.doi.org/.5755/j.eee..6.773 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39 5, OL., NO. 6, 4 Contant Switching Frequency Self-Ocillating Controlled Cla-D Amplifier K. Nguyen-Duy, A. Knott, M. A. E. Anderen
More informationA Design of Sine-wave Oscillator Based on an Improved OP-amp Differentiator Zinan Zhou
6th International onference on Mechatronic Material Biotechnology and Environment (IMMBE 6) A Deign of Sine-wave Ocillator Baed on an Imroved OP-am Differentiator Zinan Zhou Deartment of Jiangu Union echnical
More informationAvailable online at ScienceDirect. Procedia Technology 17 (2014 )
Available online at www.ciencedirect.com ScienceDirect Procedia Technology 17 (014 ) 791 798 Conference on Electronic, Telecommunication and Computer CETC 013 DC-DC buck converter with reduced impact Miguel
More informationSummary Last Lecture. EE247 Lecture 6. Use of MOSFETs as Resistors Single-Ended Integrator. Use of MOSFETs as Resistors Differential Integrator
EE247 ecture 6 Summary lat lecture ontinuoutime filter Opamp MOSFET filter Opamp MOSFET filter filter Frequency tunin for continuoutime filter Trimmin via fue utomatic onchip filter tunin ontinuou tunin
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationADVANCES in CMOS technology have led to aggressive
1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae
More informationChapter 14 Waveforms PAGE 1
Chapter 4 Waveform Chapter 4 Waveform... 4. Introduction... 4. Waveform... 4.3 Tranient... 3 3.3. Firt Order Tranient... 3 4.3. RL Circuit... 5 4.3.3 RC Circuit... 6 4.4 LaPlace... 7 4.5 LaPlace Operational
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationMassachusetts Institute of Technology Haystack Observatory WESTFORD, MASSACHUSETTS DATE 07/15/2009
BBD Memo #033 Maachuett Intitute of Technolog Hatack Obervator WESTFORD, MASSACHUSETTS 0886 DATE 07/5/2009 To: Broadband Development Group From: C. J. Beaudoin Subject: Holographic Proceing and Conideration
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationDesign of an Assembly Line Structure ADC
Design of an Assembly Line Structure ADC Chen Hu 1, Feng Xie 1,Ming Yin 1 1 Department of Electronic Engineering, Naval University of Engineering, Wuhan, China Abstract This paper presents a circuit design
More informationSIMULINK for Process Control
SIMULINK for Proce Control Simulink for Control MATLAB, which tand for MATrix LABoratory, i a technical computing environment for high-performance numeric computation and viualization. SIMULINK i a part
More informationConsideration of Operating Characteristics for Bidirectional
Sihun Yang et al., Vol., No.4, nideration of Operating Characteritic for Bidirectional LLC Reonant nverter Sihun Yang*, Seiya Abe**, Tohiyuki Zaitu***, Junichi Yamamoto***, Maahito Shoyama*, Tamotu Ninomiya****
More informationLecture 3 Switched-Capacitor Circuits Trevor Caldwell
Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationAn FM signal in the region of 4.2 to 4.6
A LOW COST, HIGH ACCURACY RADAR ALTIMETER Thi article decribe the development of a frequency modulated (FM) radar altimeter for meauring the height of flying object. The entire tructure comprie two part:
More informationWhat is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB
Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More information