1.5 Ω On Resistance, ±15 V/12 V/±5 V, 4:1, icmos Multiplexer ADG1404

Size: px

Start display at page:

Download "1.5 Ω On Resistance, ±15 V/12 V/±5 V, 4:1, icmos Multiplexer ADG1404"

Dora Watkins
5 years ago
Views:

1 ata Sheet.5 Ω On Resistance, ±5 V/2 V/±5 V, 4:, icmos Multiplexer AG44 FEATURES.5 Ω on resistance.3 Ω on-resistance flatness. Ω on-resistance match between channels Up to 4 ma continuous current Fully specified at +2 V, ±5 V, and ±5 V No VL supply required 3 V logic-compatible inputs Rail-to-rail operation 4-lead TSSOP and 4 mm 4 mm, 6-lead LFCSP APPLICATIONS Automatic test equipment ata acquisition systems Battery-powered systems Sample-and-hold systems Audio signal routing Communication systems Relay replacement GENERAL ESCRIPTION The AG44 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels designed on an icmos process. icmos (industrial CMOS) is a modular manufacturing process that combines high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage devices achieve. Unlike analog ICs using conventional CMOS processes, icmos components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size. The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals. icmos construction ensures ultralow power dissipation, making the device ideally suited for portable and batterypowered instruments. FUNCTIONAL BLOCK IAGRAM S S2 S3 S4 AG44 OF 4 ECOER A A EN Figure. The AG44 switches one of four inputs to a common output,, as determined by the 3-bit binary address lines, A, A, and EN. Logic on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs. PROUCT HIGHLIGHTS. 2.6 Ω maximum on resistance over temperature. 2. Minimum distortion. 3. Ultralow power dissipation: <.3 μw lead TSSOP and 6-lead, 4 mm 4 mm LFCSP package Rev. B ocument Feedback Information furnished by Analog evices is believed to be accurate and reliable. However, no responsibility is assumed by Analog evices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog evices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 96, Norwood, MA , U.S.A. Tel: Analog evices, Inc. All rights reserved. Technical Support

2 AG44 TABLE OF CONTENTS Features... Applications... Functional Block iagram... General escription... Product Highlights... Revision History... 2 Specifications V ual Supply ingle Supply V ual Supply... 5 ata Sheet Continuous Current, S or...6 Absolute Maximum Ratings...7 ES Caution...7 Pin Configurations and Function escriptions...8 Truth Table...8 Typical Performance Characteristics...9 Terminology... 2 Test Circuits... 3 Outline imensions... 6 Ordering Guide... 6 REVISION HISTORY 9/26 Rev. A to Rev. B Changes to Figure Updated Outline imensions... 6 Changes to Ordering Guide /29 Rev. to Rev. A Changes to Power Requirements, I, igital Inputs = 5 V Parameter, Table... 3 Changes to Power Requirements, I, igital Inputs = 5 V Parameter, Table Updated Outline imensions /28 Revision : Initial Version Rev. B Page 2 of 6

3 ata Sheet AG44 SPECIFICATIONS 5 V UAL SUPPLY V = 5 V ± %, VSS = 5 V± %, GN = V, unless otherwise noted. Table. Parameter 25 C 4 C to +85 C 4 C to +25 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range V to VSS V On Resistance (RON).5 Ω typ VS = ± V, IS = ma; see Figure Ω max V = +3.5 V, VSS = 3.5 V On-Resistance Match. Ω typ VS = ± V, IS = ma Between Channels (ΔRON) Ω max On-Resistance Flatness (RFLAT(ON)).3 Ω typ VS = ± V, IS = ma Ω max LEAKAGE CURRENTS V = +6.5 V, VSS = 6.5 V Source Off Leakage, IS (Off) ±.3 na typ VS = ± V, Vs = V; see Figure 23 ±.55 ±2 ±2.5 na max rain Off Leakage, I (Off) ±.4 na typ VS = ± V, Vs = V; see Figure 23 ±.55 ±4 ±3 na max Channel On Leakage, I, IS (On) ±. na typ VS = V = ± V; see Figure 24 ±2 ±4 ±3 na max IGITAL INPUTS Input High Voltage, VINH 2. V min Input Low Voltage, VINL.8 V max Input Current, IINLor INH.5 µa typ VIN = VGN or V ±. µa max igital Input Capacitance, CIN 3.5 pf typ YNAMIC CHARACTERISTICS Transition Time, ttransition 5 ns typ RL = 3 Ω, CL = 35 pf ns max VS = + V; see Figure 29 ton (EN) ns typ RL = 3 Ω, CL = 35 pf ns max VS = + V; see Figure 3 toff (EN) ns typ RL = 3 Ω, CL = 35 pf ns max VS = + V; see Figure 3 Break-Before-Make Time elay, tbbm 35 ns typ RL = 3 Ω, CL = 35 pf ns min VS = VS2 = V; see Figure 3 Charge Injection 2 pc typ VS = V, RS = Ω, CL = nf; see Figure 32 Off Isolation 7 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 25 Channel-to-Channel Crosstalk 82 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 27 Total Harmonic istortion + Noise. % typ RL = Ω, V p-p, f = 2 Hz to 2 khz; see Figure 28 3 db Bandwidth 55 MHz typ RL = 5 Ω, CL = 5 pf; see Figure 26 Insertion Loss.7 db typ RL = 5 Ω, CL = 5 pf, f = MHz; see Figure 26 CS (Off) 23 pf typ f = MHz, VS = V C (Off) 9 pf typ f = MHz, VS = V C, CS (On) 7 pf typ f = MHz, VS = V POWER REQUIREMENTS V = +6.5 V, VSS = 6.5 V I. µa typ igital inputs = V or V µa max I 7 µa typ igital inputs = 5 V 285 µa max ISS. µa typ igital inputs = V or V µa max V/VSS ±4.5/±6.5 V min/max GN = V Guaranteed by design, not subject to production test. Rev. B Page 3 of 6

4 AG44 ata Sheet 2 INGLE SUPPLY V = 2 V ± %, VSS = V, GN = V, unless otherwise noted. Table 2. Parameter 25 C 4 C to +85 C 4 C to +25 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range V to V V On Resistance (RON) 2.8 Ω typ VS = V to V, IS = ma; see Figure Ω max V =.8 V, VSS = V On-Resistance Match.3 Ω typ VS = V to V, IS = ma Between Channels (ΔRON) Ω max On-Resistance Flatness (RFLAT(ON)).6 Ω typ VS = V to V, IS = ma..2.3 Ω max LEAKAGE CURRENTS V = 3.2 V, VSS = V Source Off Leakage, IS (Off) ±.2 na typ VS = V/ V, V = V/ V; see Figure 23 ±.55 ±2 ±2.5 na max rain Off Leakage, I (Off) ±.3 na typ VS = V/ V, V = V/ V; see Figure 23 ±.55 ±4 ±3 na max Channel On Leakage, I, IS (On) ±. na typ VS = V = V or V; see Figure 24 ±.5 ±4 ±3 na max IGITAL INPUTS Input High Voltage, VINH 2. V min Input Low Voltage, VINL.8 V max Input Current, IINL or IINH. µa typ VIN = VGN or V ±. µa max igital Input Capacitance, CIN 3.5 pf typ YNAMIC CHARACTERISTICS Transition Time, ttransition 23 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 8 V; see Figure 29 ton (EN) 8 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 8 V; see Figure 3 toff (EN) 5 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 8 V; see Figure 3 Break-Before-Make Time elay, tbbm ns typ RL = 3 Ω, CL = 35 pf ns min VS = VS2 = 8 V; see Figure 3 Charge Injection 3 pc typ VS = 6 V, RS = Ω, CL = nf; see Figure 32 Off Isolation 8 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 25 Channel-to-Channel Crosstalk 82 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 27 3 db Bandwidth 35 MHz typ RL = 5 Ω, CL = 5 pf; see Figure 26 Insertion Loss.3 db typ RL = 5 Ω, CL = 5 pf, f = MHz; see Figure 26 CS (Off) 39 pf typ f = MHz, VS = 6 V C (Off) 5 pf typ f = MHz, VS = 6 V C, CS (On) 27 pf typ f = MHz, VS = 6 V POWER REQUIREMENTS V = 3.2 V I. µa typ igital inputs = V or V µa max I 7 µa typ igital inputs = 5 V 285 µa max V 5/6.5 V min/max GN = V, VSS = V Guaranteed by design, not subject to production test. Rev. B Page 4 of 6

5 ata Sheet AG44 5 V UAL SUPPLY V = 5 V ± %, VSS = 5 V ± %, GN = V, unless otherwise noted. Table 3. Parameter 25 C 4 C to +85 C 4 C to +25 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range V to VSS V On Resistance (RON) 3.3 Ω typ VS = ±4.5 V, IS = ma; see Figure Ω max V = +4.5 V, VSS = 4.5 V On-Resistance Match.3 Ω typ VS = ±4.5 V, IS = ma Between Channels ( RON) Ω max On-Resistance Flatness (RFLAT(ON)).9 Ω typ VS = ±4.5 V, IS = ma Ω max LEAKAGE CURRENTS V = +5.5 V, VSS = 5.5 V Source Off Leakage, IS (Off) ±.2 na typ VS = ±4.5 V, V = 4.5 V; see Figure 23 ±.2 ± ±2.5 na max rain Off Leakage, I (Off) ±.2 na typ VS = ±4.5 V, V = 4.5 V; see Figure 23 ±.25 ±.2 ±5 na max Channel On Leakage, I, IS (On) ±.5 na typ VS = V = ±4.5 V; see Figure 24 ±.25 ±.5 ±2 na max IGITAL INPUTS Input High Voltage, VINH 2. V min Input Low Voltage, VINL.8 V max Input Current, IINL or IINH. µa typ VIN = VGN or V ±. µa max igital Input Capacitance, CIN 3 5 pf typ YNAMIC CHARACTERISTICS Transition Time, ttransition 34 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 3 V; Figure 29 ton (EN) 26 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 3 V; Figure 3 toff (EN) 22 ns typ RL = 3 Ω, CL = 35 pf ns max VS = 3 V; Figure 3 Break-Before-Make Time elay, tbbm ns typ RL = 3 Ω, CL = 35 pf 5 ns min VS = VS2 = 3 V; see Figure 3 Charge Injection 3 pc typ VS = V, RS = Ω, CL = nf; see Figure 32 Off Isolation 8 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 25 Channel-to-Channel Crosstalk 82 db typ RL = 5 Ω, CL = 5 pf, f = khz; see Figure 27 3 db Bandwidth 4 MHz typ RL = 5 Ω, CL = 5 pf; see Figure 26 Insertion Loss.27 db typ RL = 5 Ω, CL = 5 pf, f = MHz; see Figure 26 Total Harmonic istortion + Noise.3 % typ RL = Ω, 2.5 V p-p, f = 2 Hz to 2 khz; see Figure 28 CS (Off) 33 pf typ VS = V, f = MHz C (Off) 28 pf typ VS = V, f = MHz C, CS (On) 2 pf typ VS = V, f = MHz POWER REQUIREMENTS V = 5.5 V, VSS = 5.5 V I. µa typ igital inputs = V, 5 V, or V µa max ISS. µa typ igital inputs = V or V µa max V/VSS ±4.5/±6.5 V min/max GN = V Guaranteed by design, not subject to production test. Rev. B Page 5 of 6

6 AG44 ata Sheet CONTINUOUS CURRENT, S OR Table 4. Parameter 25 C 85 C 25 C Unit Test Conditions/Comments CONTINUOUS CURRENT, S or 5 V ual Supply V = +3.5 V, VSS = 3.5 V AG44 TSSOP ma max AG44 LFCSP ma max 2 ingle Supply V =.8 V, VSS = V AG44 TSSOP 3 22 ma max AG44 LFCSP ma max 5 V ual Supply V = +4.5 V, VSS = 4.5 V AG44 TSSOP 3 22 ma max AG44 LFCSP ma max Guaranteed by design, not subject to production test. Rev. B Page 6 of 6

7 ata Sheet ABSOLUTE MAXIMUM RATINGS TA = 25 C, unless otherwise noted. Table 5. Parameter Rating V to VSS 35 V V to GN.3 V to +25 V VSS to GN +.3 V to 25 V Analog Inputs VSS.3 V to V +.3 V or 3 ma, whichever occurs first igital Inputs GN.3 V to V +.3 V or 3 ma, whichever occurs first Peak Current, S or 6 ma (pulsed at ms, % duty cycle maximum) Continuous Current, S or 2 ata + 5% Operating Temperature Range Automotive (Y Version) 4 C to +25 C Storage Temperature Range 65 C to +5 C Junction Temperature 5 C 4-Lead TSSOP, θja Thermal 2 C/W Impedance (4-layer board) 6-Lead LFCSP, θja Thermal 3.4 C/W Impedance Reflow Soldering Peak 26(+/ 5) C Temperature, Pb free AG44 Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Only one absolute maximum rating can be applied at any one time. ES CAUTION Overvoltages at IN, S, and are clamped by internal diodes. Current must be limited to the maximum ratings given. 2 See data given in Table 4. Rev. B Page 7 of 6

8 AG44 ata Sheet PIN CONFIGURATIONS AN FUNCTION ESCRIPTIONS EN A A NC A 4 A EN 2 3 GN 3 AG44 2 V S 4 TOP VIEW (Not to Scale) S3 S2 5 S4 6 9 NC NC 7 8 NC NC = NO CONNECT Figure 2. TSSOP Pin Configuration NC 2 AG44 2 GN V TOP VIEW S 3 (Not to Scale) S3 S2 4 9 S4 NC NC NC NOTES. EXPOSE PA TIE TO SUBSTRATE,. 2. NC = NO CONNECT. Figure 3. LFCSP Pin Configuration Table 6. Pin Function escriptions Pin No. TSSOP LFCSP Mnemonic escription 5 A Logic Control Input. 2 6 EN Active High igital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches. 3 VSS Most Negative Power Supply Potential. 4 3 S Source Terminal. Can be an input or an output. 5 4 S2 Source Terminal. Can be an input or an output. 6 6 rain Terminal. Can be an input or an output. 7 to 9 2, 5, 7, 8, 3 NC No Connection. 9 S4 Source Terminal. Can be an input or an output. S3 Source Terminal. Can be an input or an output. 2 V Most Positive Power Supply Potential. 3 2 GN Ground ( V) Reference. 4 4 A Logic Control Input. TRUTH TABLE Table 7. EN A A S S2 S3 S4 X X Off Off Off Off On Off Off Off Off On Off Off Off Off On Off Off Off Off On Rev. B Page 8 of 6

9 ata Sheet AG44 TYPICAL PERFORMANCE CHARACTERISTICS ON RESISTANCE (Ω) V = +V, = V V = +3.5V, = 3.5V V = +2V, = 2V V = +5V, = 5V V = +6.5V, = 6.5V ON RESISTANCE (Ω) T A = +25 C T A = +85 C T A = +25 C T A = 4 C ON RESISTANCE (Ω).5 I S = ma OR V (V) Figure 4. On Resistance as a Function of V (VS), ual Supply V = +4.5V, = 4.5V V = +5V, = 5V.5 I S = ma OR V (V) V = +5.5V, = 5.5V V = +7V, = 7V Figure 5. On Resistance as a Function of V (VS), ual Supply V = +5V = 5V I S = ma OR V (V) Figure 7. On Resistance as a Function of V (VS) for ifferent Temperatures, 5 V ual Supply ON RESISTANCE (Ω) T A = +25 C T A = +85 C T A = +25 C T A = 4 C.5 V = +5V = 5V I S = ma OR V (V) Figure 8. On Resistance as a Function of V (VS) for ifferent Temperatures, 5 V ual Supply V = 5V, = V ON RESISTANCE (Ω) V = 8V, = V V = 3.2V, = V I S = ma OR V (V) V =.8V, = V V = 2V, = V V = 5V, = V ON RESISTANCE (Ω) T A = +25 C T A = +85 C T A = +25 C T A = 4 C..5 V = 2V = V I S = ma OR V (V) Figure 6. On Resistance as a Function of V (VS), Single Supply Figure 9. On Resistance as a Function of V (VS) for ifferent Temperatures, Single Supply Rev. B Page 9 of 6

10 AG44 ata Sheet I PER LOGIC INPUT LEAKAGE (na) I S (OFF) + I (OFF) + I S (OFF) + I (OFF) + I, I S (ON) + + I, I S (ON) V = +5V 2 = 5V V BIAS = +V/ V TEMPERATURE ( C) 686- I (µa) V = +2V = V V = +5V = 5V LOGIC, Ax (V) V = +5V = 5V Figure. Leakage Currents as a Function of Temperature,5 V ual Supply Figure 3. I vs. Logic Level LEAKAGE (na) I S (OFF) + I (OFF) + I S (OFF) + I (OFF) + I, I S (ON) + + I, I S (ON) 3 V = +5V = 5V V BIAS = +4.5V/ 4.5V TEMPERATURE ( C) Figure. Leakage Currents as a Function of Temperature, 5 V ual Supply CHARGE INJECTION (pc) V = +5V, = 5V V = +5V, = 5V (V) V = +2V, = V Figure 4. Charge Injection vs. Source Voltage LEAKAGE (na) I S (OFF) + I (OFF) + I S (OFF) + I (OFF) + I, I S (ON) + + I, I S (ON) V 2 = 2V = V V BIAS = V/V TEMPERATURE ( C) TIME (ns) 5 45 V = +5V, = 5V V = +2V, = V V = +5V, = 5V TEMPERATURE ( C) Figure 2. Leakage Currents as a Function of Temperature, 2 ingle Supply Figure 5. Transition Times vs. Temperature Rev. B Page of 6

11 ata Sheet AG44 OFF ISOLATION (db) k k k M M M FREQUENCY (Hz) Figure 6. Off Isolation vs. Frequency TH + N (%) V = +5V = 5V = 2V p-p = 5V p-p = V p-p.2 k k k FREQUENCY (Hz) Figure 9. TH + N vs. Frequency at ±5 V CROSSTALK (db) TH + N (%).. V = +5V = 5V = V p-p = 5V p-p = 2.5V p-p 9 k k k M M M FREQUENCY (Hz) Figure 7. Crosstalk vs. Frequency k k k FREQUENCY (Hz) Figure 2. TH + N vs. Frequency at ±5 V V = +5V = 5V 2 V = +5V = 5V V p-p =.63V INSERTION LOSS (db) ACPSRR (db) NO ECOUPLING CAPACITORS ECOUPLING CAPACITORS ON SUPPLIES k k k M M M FREQUENCY (Hz) Figure 8. On Response vs. Frequency k k k M M FREQUENCY (Hz) Figure 2. ACPSRR vs. Frequency Rev. B Page of 6

12 AG44 ata Sheet TERMINOLOGY I The positive supply current. ISS The negative supply current. V (VS) The analog voltage on Terminal and Terminal S. RON The ohmic resistance between Terminal and Terminal S. RFLAT(ON) Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range. IS (Off) The source leakage current with the switch off. I (Off) The drain leakage current with the switch off. I, IS (On) The channel leakage current with the switch on. VINL The maximum input voltage for Logic. VINH The minimum input voltage for Logic. IINL (IINH) The input current of the digital input. CS (Off) The off switch source capacitance, which is measured with reference to ground. C (Off) The off switch drain capacitance, which is measured with reference to ground. C, CS (On) The on switch capacitance, which is measured with reference to ground. CIN The digital input capacitance. ttransition The delay time between the 5% and 9% points of the digital input and switch on condition when switching from one address state to another. ton (EN) The delay between applying the digital control input and the output switching on. See Figure 29, Test Circuit 4. toff (EN) The delay between applying the digital control input and the output switching off. Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching. Off Isolation A measure of unwanted signal coupling through an off switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. Bandwidth The frequency at which the output is attenuated by 3 db. On Response The frequency response of the on switch. Insertion Loss The loss due to the on resistance of the switch. TH + N The ratio of the harmonic amplitude plus noise of the signal to the fundamental. ACPSRR (AC Power Supply Rejection Ratio) The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of.62 V p-p. Rev. B Page 2 of 6

13 ata Sheet AG44 TEST CIRCUITS.µFV.µF V NETWORK ANALYZER 5Ω Sx 5Ω Sx V GN R L 5Ω I S OFF ISOLATION = 2 log Figure 22. On Resistance Figure 25. Off Isolation.µFV.µF V Sx NETWORK ANALYZER 5Ω I S (OFF) A Sx I (OFF) A GN R L 5Ω V WITH SWITCH INSERTION LOSS = 2 log WITHOUT SWITCH Figure 23. Off Leakage Figure 26. Bandwidth.µFV.µF NETWORK ANALYZER R L 5Ω V S S2 R L 5Ω NC Sx I (ON) A GN NC = NO CONNECT V CHANNEL-TO-CHANNEL CROSSTALK = 2 log Figure 24. On Leakage Figure 27. Channel-to-Channel Crosstalk Rev. B Page 3 of 6

14 AG44 ata Sheet.µFV.µF V IN IN V Sx GN R L Ω Figure 28. TH + Noise AUIO PRECISION R S V p-p V.µF.µF V IN 2.4V V A S A S2 S3 S4 EN GN R L 3Ω 4 C L 35pF ARESS RIVE (V IN ) 3V V 5% 5% 9% 9% t TRANSITION t TRANSITION Figure 29. Address to Output Switching Times V.µF.µF V IN 3Ω V A A S S2 S3 S4 ARESS RIVE (V IN ) 3V V 2.4V EN GN R L 3Ω C L 35pF 8% 8% t BBM Figure 3. Break-Before-Make Time elay Rev. B Page 4 of 6

15 ata Sheet AG44 V.µF.µF V IN 3Ω V A S A S2 S3 S4 EN GN R L 3Ω C L 35pF ENABLE RIVE (V IN ) 3V V OUTPUT V 5% 5%.9.9 t ON (EN) t OFF (EN) Figure 3. Enable-to-Output Switching elay V V Q INJ = C L R S Sx ECOER C L nf V IN SW OFF SW ON SW OFF GN A A2 EN V IN SW OFF Figure 32. Charge Injection SW OFF Rev. B Page 5 of 6

16 AG44 ata Sheet OUTLINE IMENSIONS BSC 7 PIN BSC COPLANARITY.9..2 MAX SEATING PLANE.2.9 COMPLIANT TO JEEC STANARS MO-53-AB- Figure Lead Thin Shrink Small Outline Package [TSSOP] (RU-4) imension shown in millimeters A PIN INICATOR SQ BSC PIN INICATOR EXPOSE PA SQ SEATING PLANE TOP VIEW MAX.2 NOM COPLANARITY.8.2 REF BOTTOM VIEW COMPLIANT TO JEEC STANARS MO-22-WGGC. Figure Lead Lead Frame Chip Scale Package [LFCSP] 4 mm 4 mm Body and.75 mm Package Height (CP-6-26) imensions shown in millimeters FOR PROPER CONNECTION OF THE EXPOSE PA, REFER TO THE PIN CONFIGURATION AN FUNCTION ESCRIPTIONS SECTION OF THIS ATA SHEET. ORERING GUIE Model Temperature Range Package escription Package Option AG44YRUZ 4 C to +25 C 4-Lead Thin Shrink Small Outline Package [TSSOP] RU-4 AG44YRUZ-REEL7 4 C to +25 C 4-Lead Thin Shrink Small Outline Package [TSSOP] RU-4 AG44YCPZ-REEL 4 C to +25 C 6-Lead Lead Frame Chip Scale Package [LFCSP] CP-6-26 AG44YCPZ-REEL7 4 C to +25 C 6-Lead Lead Frame Chip Scale Package [LFCSP] CP-6-26 Z = RoHS Compliant Part A Analog evices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners /6(B) Rev. B Page 6 of 6

1 Ω Typical On Resistance, ±5 V, +12 V, +5 V, and +3.3 V, 4:1 Multiplexer ADG1604

1 Ω Typical On Resistance, ±5 V, +12 V, +5 V, and +3.3 V, 4:1 Multiplexer ADG1604 ata Sheet FEATURES 1 Ω typical on resistance.2 Ω on resistance flatness ±3.3 V to ±8 V dual-supply operation 3.3 V to 16 V single-supply operation No VL supply required 3 V logic-compatible inputs Rail-to-rail