COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER

Size: px
Start display at page:

Download "COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER"

Transcription

1 COMBINATIONAL LOGIC CIRCUIT First Class 1

2 BASIC ADDER Adders are important in computers and also in other types of digital system in which numerical data are processed. An understanding of the basic operation is fundamental to the study of digital system. There are two types of adder: Half-Adder Full-Adder 2

3 Adder S= ABC + ABC + ABC + ABC =A(B + C)+A(B +C) = A+ B +C 3

4 Adder 4

5 Half-Adder Recall the basic rules for binary addition: = = = = 10 The operation are performed by a logic circuit called a Half-Adder. It accepts two binary digits on its inputs and produces two binary digits on its outputs, a sum bit and a carry bit. INPUT A Sum B Carry OUTPUT 5

6 The Half-Adder We can observe that the sum is 1 only if the inputs are not equal. Therefore the sum can be expressed as the exclusive OR of the input variables. 6

7 The full-adder accept two input bits and an input carry and generates a sum output and an output carry. The difference between Full & Half-Adder is that the fulladder accepts an input carry. The Full-Adder INPUT A Sum OUTPUT Carry B Cin Cout output carry 7

8 The Full-Adder After A exclusive-or with B, Cin must be exclusive-ored with their result. This means, that to implement the full-adder sum function, two 2-inputs exclusive-or gates can be used Gates required for one Full-Adder A B Cin A + B A + B + Cin Gates required for Two Half- Adder to complete one Full-Adder A B Cin A + B A + B + Cin (A + B) Cin AB (A + B) Cin A B 8

9 The Full-Adder The full adder circuit can be constructed from two half adder circuits as shown 9

10 The Full-Adder Pi = Ai Bi Gi = AiBi sum Si = Pi Ci carry Ci+1 = Gi + PiCi 10

11 The Full-Adder Example: Determine the output for this full-adder: Solution: A (X-OR) B (X-OR) Cin = = 0 with a carry of 1 11

12 Parallel Binary Adder Two or more full-adder are connected to form parallel binary adder. To add two binary numbers, a full-adder is required for each bit in the numbers. So for 2-bit numbers, two adders are needed; for 4-bit numbers, four adder are used and so on. 12

13 Parallel Binary Adder Example: Determine the sum generated by the 3-bit parallel adder, and show the intermediate carriers when the binary numbers 101 and 011 are being added

14 Parallel Binary Adder Example: Determine the sum generated by the 4-bit parallel adder, 1011 Ai, 0011 Bi, Solution: 0110 Ci, 1110 Si, 0011 Ci

15 4-Bit Parallel Adder The 74LS283 IC (Integrated Circuit) is an example of 4-bit parallel adder. The pin diagram and logic symbol for this IC is shown below. Pin diagram Logic symbol 15

16 Adder Expanding Cascading of four 4-bit adders to form a 16-bit adder 16

17 Adder Expanding Example: Show how two 74LS283 adders can be connected to form an 8-bit parallel adders. Show output bits for the following 8-bit input numbers. A8..A1 = and B8.B1= Solution: The only connection between the two ICs is the carry output (pin9) of the lower order to the carry input (pin7) of the high-order adder, pin7 of the lower-order adder is grounded (no carry input). The total sum is:

18 Adder Expanding A1 1 A2 0 A3 0 A4 1 B1 0 B2 1 B3 1 B A5 1 A6 1 A7 0 A7 1 B5 1 B6 0 B7 0 B

19 Subtractors The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this method, the subtraction operation becomes an addition operation requiring full adders for its machine implementation. It is possible to implement subtraction with logic circuits in a direct manner. By this method, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a different bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position. The fact that a 1 has been borrowed must be conveyed to the next higher pair of bits by means of a binary signal coming out (output) of a given stage and going into (input) the next higher stage. 19

20 Subtractors Example: Subtract the decimal number (78) from (123) 123 (A) or X (Minuend) 78 (B) or Y (Subtrahend) 45 DIFFERENCE 20

21 Half Subtractor The half-subtractor B0=AB is a combinational D=A + B circuit which is used to perform subtraction of two bits. It has two inputs, A (minuend) and B (subtrahend) and two outputs D (difference) and B (borrow). AB+AB AB B0=AB D=A + B 21

22 Full Subtractor The full-subtractor is a combinational circuit which is used to perform subtraction of three bits. It has three inputs, A (minuend) and B (subtrahend) and C (subtrahend) and two outputs D (difference) and B (borrow) AC + AB + BC 22

23 Adder-Subtractor 4-Bit Adder Subtractor M=0, the circuit is an adder (B 0 = B) M=1, the circuit is a subtractor (B 1 = B, C0=1) 23

24 Decimal Adder Can be designed from 2 4-bit adder and external gates. So the two binary numbers are added normally with external circuit that generates the carry bit C when K+Z8Z4+Z8Z2 =1. When Binary sum is greater than 9 a correction factor=(0110)b should be added i.e. under the condition that Output carry =1 BCD adder block diagram 24

Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction

Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor

More information

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa Experiment # 4 Binary Addition & Subtraction Eng. Waleed Y. Mousa 1. Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor circuits.

More information

COMBINATIONAL CIRCUIT

COMBINATIONAL CIRCUIT Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits

More information

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science Combinational Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design 2 Combinational logic A combinational circuit

More information

4:Combinational logic circuits. 3 July

4:Combinational logic circuits. 3 July 4:Combinational logic circuits 3 July 2014 1 overview What is combinational logic circuit? Examples of combinational logic circuits Binary-adder Binary-subtractor Binary-multiplier Decoders Multiplexers

More information

;UsetJand : Llto Record the truth. LAB EXERCISE 6.1 Binary Adders. Materials. Procedure

;UsetJand : Llto Record the truth. LAB EXERCISE 6.1 Binary Adders. Materials. Procedure In this lab' exercise you will learn to implement binary adders. You will learn about the half-adder and the full-adder. I. LAB EXERCISE 6.1 Binary Adders Objectiv~s LD-2 Logic Designer Materials 74L586

More information

UNIT III. Designing Combinatorial Circuits. Adders

UNIT III. Designing Combinatorial Circuits. Adders UNIT III Designing Combinatorial Circuits The design of a combinational circuit starts from the verbal outline of the problem and ends with a logic circuit diagram or a set of Boolean functions from which

More information

Binary Adder and Subtractor circuit

Binary Adder and Subtractor circuit Digital circuit Experiment manual Experiment 9 inary dder and Subtractor circuit Part list. x. x. 8 x. x. 8 x Theory inary number addition n adder is a digital circuit that performs addition of numbers.

More information

UNIT-IV Combinational Logic

UNIT-IV Combinational Logic UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented

More information

CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA

CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 90 CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 5.1 INTRODUCTION A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination

More information

EXPERIMENT NO 1 TRUTH TABLE (1)

EXPERIMENT NO 1 TRUTH TABLE (1) EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values

More information

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits 1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 DEPARTMENT: ECE QUESTION BANK SUBJECT NAME: DIGITAL SYSTEM DESIGN SEMESTER III SUBJECT CODE: EC UNIT : Design of Combinational Circuits PART -A ( Marks).

More information

Structural VHDL Implementation of Wallace Multiplier

Structural VHDL Implementation of Wallace Multiplier International Journal of Scientific & Engineering Research, Volume 4, Issue 4, April-2013 1829 Structural VHDL Implementation of Wallace Multiplier Jasbir Kaur, Kavita Abstract Scheming multipliers that

More information

Department of Electronics and Communication Engineering

Department of Electronics and Communication Engineering Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of

More information

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS STRUCTURE 2. Objectives 2. Introduction 2.2 Simplification of Boolean Expressions 2.2. Sum of Products 2.2.2 Product of Sums 2.2.3 Canonical

More information

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666

UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666 UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 5a Fast Addition Israel Koren ECE666/Koren Part.5a.1 Ripple-Carry Adders Addition - most

More information

Function Table of an Odd-Parity Generator Circuit

Function Table of an Odd-Parity Generator Circuit Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as

More information

TABLE 3-2 Truth Table for Code Converter Example

TABLE 3-2 Truth Table for Code Converter Example 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-28 TABLE 3-2 Truth Table for Code Converter Example Decimal Digit Input BCD Output Excess-3 A B C D W Y Z 2 3 4 5 6 7 8 9 Truth

More information

Unit 3. Logic Design

Unit 3. Logic Design EE 2: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Unit 3 Chapter Combinational 3 Combinational Logic Logic Design - Introduction to Analysis & Design

More information

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two

More information

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1 LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design

More information

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation

More information

Combinational Logic Circuits. Combinational Logic

Combinational Logic Circuits. Combinational Logic Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The

More information

WEEK 4.1. ECE124 Digital Circuits and Systems Page 1

WEEK 4.1. ECE124 Digital Circuits and Systems Page 1 WEEK 4.1 ECE124 Digital Circuits and Systems Page 1 Combina=onal circuits A combinatorial circuit is one that consists of logic gates with outputs that are determined en=rely by the present value of the

More information

Linear & Digital IC Applications (BRIDGE COURSE)

Linear & Digital IC Applications (BRIDGE COURSE) G. PULLAIAH COLLEGE OF ENGINEERING AND TECHNOLOGY Accredited by NAAC with A Grade of UGC, Approved by AICTE, New Delhi Permanently Affiliated to JNTUA, Ananthapuramu (Recognized by UGC under 2(f) and 12(B)

More information

Digital Electronics. Functions of Combinational Logic

Digital Electronics. Functions of Combinational Logic Digital Electronics Functions of Combinational Logic Half-dder Basic rules of binary addition are performed by a half adder, which has two binary inputs ( and B) and two binary outputs (Carry out and Sum).

More information

Combinational Circuits DC-IV (Part I) Notes

Combinational Circuits DC-IV (Part I) Notes Combinational Circuits DC-IV (Part I) Notes Digital Circuits have been classified as: (a) Combinational Circuits: In these circuits output at any instant of time depends on inputs present at that instant

More information

Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors

Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors MIT College of Engineering, Pune. Department of Electronics & Telecommunication (Electronics Lab) EXPERIMENT NO 01 TITLE OF THE EXPERIMENT: Verify four voltage and current parameters for TTL and CMOS (IC

More information

DESIGN OF 4 BIT BINARY ARITHMETIC CIRCUIT USING 1 S COMPLEMENT METHOD

DESIGN OF 4 BIT BINARY ARITHMETIC CIRCUIT USING 1 S COMPLEMENT METHOD e-issn 2455 1392 Volume 2 Issue 4, April 2016 pp. 176-187 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com DESIGN OF 4 BIT BINARY ARITHMETIC CIRCUIT USING 1 S COMPLEMENT METHOD Dhrubojyoti

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

Lesson: Binary Arithmetic and Arithmetic Circuits-2. Lesson Developer: Dr. Divya Haridas

Lesson: Binary Arithmetic and Arithmetic Circuits-2. Lesson Developer: Dr. Divya Haridas Bary Arithmetic and Arithmetic Circuits-2 Lesson: Bary Arithmetic and Arithmetic Circuits-2 Lesson Developer: Dr. Divya Haridas College/ Department: Keshav Mahavidyalaya, University of Delhi 1 Institute

More information

Gates and Circuits 1

Gates and Circuits 1 1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior

More information

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

MSI Design Examples. Designing a circuit that adds three 4-bit numbers MSI Design Examples In this lesson, you will see some design examples using MSI devices. These examples are: Designing a circuit that adds three 4-bit numbers. Design of a 4-to-16 Decoder using five 2-to-4

More information

Digital System Design

Digital System Design UNIT III COMBINATIONAL LOGIC DESIGN Decoders: A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different.

More information

Lab 2: Combinational Circuits Design

Lab 2: Combinational Circuits Design Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,

More information

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 COE/EE2DI4 Midterm Test #1 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting

More information

Subject: Analog and Digital Electronics Code:15CS32

Subject: Analog and Digital Electronics Code:15CS32 Subject: Analog and Digital Electronics Code:15CS32 Syllabus: The Basic Gates : Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. Combinational Logic Circuits:Sum-of-Products

More information

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02) 2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter

More information

BCD Adder. Lecture 21 1

BCD Adder. Lecture 21 1 BCD Adder -BCD adder A 4-bit binary adder that is capable of adding two 4-bit words having a BCD (binary-coded decimal) format. The result of the addition is a BCD-format 4-bit output word, representing

More information

2 Building Blocks. There is often the need to compare two binary values.

2 Building Blocks. There is often the need to compare two binary values. 2 Building Blocks 2.1 Comparators There is often the need to compare two binary values. This is done using a comparator. A comparator determines whether binary values A and B are: 1. A = B 2. A < B 3.

More information

Comparative Analysis of Various Adders using VHDL

Comparative Analysis of Various Adders using VHDL International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869, Volume-3, Issue-4, April 2015 Comparative Analysis of Various s using VHDL Komal M. Lineswala, Zalak M. Vyas Abstract

More information

Subtractor Logic Schematic

Subtractor Logic Schematic Function Of Xor Gate In Parallel Adder Subtractor Logic Schematic metic functions, including half adder, half subtractor, full adder, independent logic gates to form desired circuits based on dif- by integrating

More information

Gates and and Circuits

Gates and and Circuits Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

More information

Logic Circuit Design

Logic Circuit Design Logic Circuit Design we have studied Truth Tables Logic gates Logic algebra K-maps 1 All these are tools Tools Truth Tables Logic gates Logic algebra K-maps 2 All these are tools Tools Truth Tables Logic

More information

DESIGN OF BINARY MULTIPLIER USING ADDERS

DESIGN OF BINARY MULTIPLIER USING ADDERS DESIGN OF BINARY MULTIPLIER USING ADDERS Sudhir Bussa 1, Ajaykumar Rao 2, Aayush Rastogi 3 1 Assist. Prof Electronics and Telecommunication Department, Bharatividyapeeth Deemed University College of Engineering,

More information

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment

More information

DELD MODEL ANSWER DEC 2018

DELD MODEL ANSWER DEC 2018 2018 DELD MODEL ANSWER DEC 2018 Q 1. a ) How will you implement Full adder using half-adder? Explain the circuit diagram. [6] An adder is a digital logic circuit in electronics that implements addition

More information

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As

More information

Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder

Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder Analysis of Low Power, Area- Efficient and High Speed Multiplier using Fast Adder Krishna Naik Dungavath 1, Dr V.Vijayalakshmi 2 1 Ph.D. Scholar, Dept. of ECE, Pondecherry Engineering College, Puducherry

More information

Binary Addition. Boolean Algebra & Logic Gates. Recap from Monday. CSC 103 September 12, Binary numbers ( 1.1.1) How Computers Work

Binary Addition. Boolean Algebra & Logic Gates. Recap from Monday. CSC 103 September 12, Binary numbers ( 1.1.1) How Computers Work Binary Addition How Computers Work High level conceptual questions Boolean Algebra & Logic Gates CSC 103 September 12, 2007 What Are Computers? What do computers do? How do they do it? How do they affect

More information

Laboratory Manual CS (P) Digital Systems Lab

Laboratory Manual CS (P) Digital Systems Lab Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification

More information

FPGA IMPLEMENATION OF HIGH SPEED AND LOW POWER CARRY SAVE ADDER

FPGA IMPLEMENATION OF HIGH SPEED AND LOW POWER CARRY SAVE ADDER ARTICLE FPGA IMPLEMENATION OF HIGH SPEED AND LOW POWER CARRY SAVE ADDER VS. Balaji 1*, Har Narayan Upadhyay 2 1 Department of Electronics & Instrumentation Engineering, INDIA 2 Dept.of Electronics & Communication

More information

Topic Notes: Digital Logic

Topic Notes: Digital Logic Computer Science 220 Assembly Language & Comp. Architecture Siena College Fall 20 Topic Notes: Digital Logic Our goal for the next couple of weeks is to gain a reasonably complete understanding of how

More information

Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to UnitII 2. SKILLS ADDRESSED: Learning I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi

More information

Exercise 2: OR/NOR Logic Functions

Exercise 2: OR/NOR Logic Functions Exercise 2: OR/NOR Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an OR and a NOR logic gate. You will verify your results by generating

More information

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - III Subject : DELD Sr. No. Question Option

More information

EECS 270 Winter 2017, Lecture 15 Page 1 of 8

EECS 270 Winter 2017, Lecture 15 Page 1 of 8 EECS 270 Winter 2017, Lecture 15 Page 1 of 8 Mealy machines (6.3) A Mealy machine is one where the outputs depend directly on the inputs. That has significantly more implications than you d think. First

More information

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog 1 P.Sanjeeva Krishna Reddy, PG Scholar in VLSI Design, 2 A.M.Guna Sekhar Assoc.Professor 1 appireddigarichaitanya@gmail.com,

More information

CHW 261: Logic Design

CHW 261: Logic Design CHW 6: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Copyright 6 by Pearson Education, Inc. Upper Saddle

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Spec. Instructor: Center

Spec. Instructor: Center PDHonline Course E379 (5 PDH) Digital Logic Circuits Volume III Spec ial Logic Circuits Instructor: Lee Layton, P.E 2012 PDH Online PDH Center 5272 Meadow Estatess Drive Fairfax, VA 22030-6658 Phone &

More information

Design, Implementation and performance analysis of 8-bit Vedic Multiplier

Design, Implementation and performance analysis of 8-bit Vedic Multiplier Design, Implementation and performance analysis of 8-bit Vedic Multiplier Sudhir Dakey 1, Avinash Nandigama 2 1 Faculty,Department of E.C.E., MVSR Engineering College 2 Student, Department of E.C.E., MVSR

More information

Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications

Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications K.Purnima #1, S.AdiLakshmi #2, M.Sahithi #3, A.Jhansi Rani #4,J.Poornima #5 #1 M.Tech student, Department of

More information

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1

More information

M.Sc. (Computer Science) Master of Computer Application MS-03 / MCA-203 Course Curriculum for Digital Electronics

M.Sc. (Computer Science) Master of Computer Application MS-03 / MCA-203 Course Curriculum for Digital Electronics M.Sc. (Computer Science) Master of Computer Application MS-03 / MCA-203 Course Curriculum for Digital Electronics 125001 Sr. No. Lesson Name Page No. 1. Introduction 3 2. Binary Algebra 13 3. Logic Gates

More information

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals

More information

A Structured Approach for Designing Low Power Adders

A Structured Approach for Designing Low Power Adders A Structured Approach for Designing Low Power Adders Ahmed M. Shams, Magdy A. Bayoumi (axs8245,mab 8 cacs.usl.edu) Abstract- A performance analysis of a general 1-bit full adder cell is presented. The

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd Chapter 6 组合逻辑电路函数 Floyd, Digital Fundamentals, th ed 29 Pearson Education, Upper 28 Pearson Saddle River, Education NJ 7458. All Rights Reserved Summary Half-Adder

More information

Lab Report: Digital Logic

Lab Report: Digital Logic Lab Report: Digital Logic Introduction The aim of the Digital Logic Lab was to construct a simple 4-bit Arithmetic Logic Unit (ALU) in order to demonstrate methods of using Boolean Algebra to manipulate

More information

NUMBER SYSTEM AND CODES

NUMBER SYSTEM AND CODES NUMBER SYSTEM AND CODES INTRODUCTION:- The term digital refers to a process that is achieved by using discrete unit. In number system there are different symbols and each symbol has an absolute value and

More information

International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 ISSN

International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 ISSN 645 ANALYSIS AND IMPLEMENTATION OF TRIVIAL DELAY BASED ADDERS G.Priyadarshini,J.Robert Theivadas,Ranganathan Vijayaraghavan ABSTRACT- In present-day, all digital devices are designed to be portable in

More information

Electronics. Digital Electronics

Electronics. Digital Electronics Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital

More information

Comparison among Different Adders

Comparison among Different Adders IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 01-06 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Comparison among Different Adders

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Adders

Introduction to Digital Logic Missouri S&T University CPE 2210 Adders Introduction to Digital Logic Missouri S&T University CPE 22 Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology cetinkayae@mst.edu

More information

Dhanalakshmi College of Engineering

Dhanalakshmi College of Engineering Dhanalakshmi College of Engineering Manimangalam, Tambaram, Chennai 601 301 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LABORATORY III SEMESTER -

More information

Combinational Logic. Prof.Manoj Kavedia ( )

Combinational Logic. Prof.Manoj Kavedia ( ) Prof.Manoj Kavedia ( 98674297 ) (urallalone@yahoo.com) ` 3 Combinational Logic Chapter-3(ours : 6 Marks:32 )( 269 Principle of Digital Technology) Combinational Logic Circuits 3. Introduction to combinational

More information

DMI COLLEGE OF ENGINEERING

DMI COLLEGE OF ENGINEERING DMI COLLEGE OF ENGINEERING PALANCHUR CHENNAI - 6 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING LABORATORY MANUAL SUB CODE : EC6 SUBJECT TITLE : ANALOG AND DIGITAL CIRCUITS LABORATORY SEMESTER

More information

DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR

DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR e-issn 2455 1392 Volume 4 Issue 9, September 2018 pp. 9 16 Scientific Journal Impact Factor : 4.23 http://www.ijcter.com DESIGN OF MODIFIED AND UNERRING FOUR BIT BINARY SIGNED SUBTRACTOR Hemant Singh Bisht

More information

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows: Combinational Logic Logic circuits for digital systems may be combinational or sequential. combinational circuit consists of input variables, logic gates, and output variables. 1 nalysis procedure To obtain

More information

Chapter 1 Binary Systems

Chapter 1 Binary Systems EEA051 - Digital Logic 數位邏輯 Chapter 1 Binary Systems 吳俊興高雄大學資訊工程學系 September 2005 Chapter 1. Binary Systems 1-1 Digital Systems 1-2 Binary Numbers 1-3 Number Base Conversions 1-4 Octal and Hexadecimal

More information

PUBLICATIONS OF PROBLEMS & APPLICATION IN ENGINEERING RESEARCH - PAPER CSEA2012 ISSN: ; e-issn:

PUBLICATIONS OF PROBLEMS & APPLICATION IN ENGINEERING RESEARCH - PAPER   CSEA2012 ISSN: ; e-issn: New BEC Design For Efficient Multiplier NAGESWARARAO CHINTAPANTI, KISHORE.A, SAROJA.BODA, MUNISHANKAR Dept. of Electronics & Communication Engineering, Siddartha Institute of Science And Technology Puttur

More information

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Electronics 8. Multiplexer & Demultiplexer 1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex

More information

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Prerequisites Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Course Title :Digital Electronics Lab I Course Code : 15EC2P Semester : II Course Group

More information

DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA

DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA DESIGN OF HIGH SPEED 32 BIT UNSIGNED MULTIPLIER USING CLAA AND CSLA G. Lakshmanarao 1, P. Dalinaidu 2 1 PG Scholar Dept. Of ECE, SVCET, Srikakulam, AP, (India) 2 Asst.Professor Dept. Of ECE, SVCET, Srikakulam,

More information

Digital. Design. R. Ananda Natarajan B C D

Digital. Design. R. Ananda Natarajan B C D Digital E A B C D 0 1 2 3 4 5 6 Design 7 8 9 10 11 12 13 14 15 Y R. Ananda Natarajan Digital Design Digital Design R. ANANDA NATARAJAN Professor Department of Electronics and Instrumentation Engineering

More information

Navy Electricity and Electronics Training Series

Navy Electricity and Electronics Training Series NONRESIDENT TRAINING COURSE SEPTEMBER 1998 Navy Electricity and Electronics Training Series Module 13 Introduction to Number Systems and Logic NAVEDTRA 14185 DISTRIBUTION STATEMENT A: Approved for public

More information

DHANALAKSHMI COLLEGE OF ENGINEERING MANIMANGALAM. TAMBARAM, CHENNAI B.E. ELECTRICAL AND ELECTRONICS ENGINEERING III SEMESTER EE6311 Linear and Digital Integrated Circuits Laboratory LABORATORY MANUAL CLASS:

More information

METHODS FOR TRUE ENERGY- PERFORMANCE OPTIMIZATION. Naga Harika Chinta

METHODS FOR TRUE ENERGY- PERFORMANCE OPTIMIZATION. Naga Harika Chinta METHODS FOR TRUE ENERGY- PERFORMANCE OPTIMIZATION Naga Harika Chinta OVERVIEW Introduction Optimization Methods A. Gate size B. Supply voltage C. Threshold voltage Circuit level optimization A. Technology

More information

International Research Journal of Engineering and Technology (IRJET) e-issn:

International Research Journal of Engineering and Technology (IRJET) e-issn: REVIEW ON OPTIMIZED AREA,DELAY AND POWER EFFICIENT CARRY SELECT ADDER USING NAND GATE Pooja Chawhan, Miss Akanksha Sinha, 1PG Student Electronic & Telecommunication Shri Shankaracharya Technical Campus,

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

OPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS

OPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS OPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS Laxmi Dundappa Chougale 1, Mr.Umesharaddy 2 1P.G Student, Digital Communication Engineering, M.S. Ramaiah Institute of Technology, Karnataka, India 2Assistant

More information

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100 EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question

More information

Exercise 1: AND/NAND Logic Functions

Exercise 1: AND/NAND Logic Functions Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 07 October 31, 2011 / November 07, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative

More information

Practical Workbook Logic Design & Switching Theory

Practical Workbook Logic Design & Switching Theory Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering

More information

COLLEGE OF ENGINEERING, NASIK

COLLEGE OF ENGINEERING, NASIK Pune Vidyarthi Griha s COLLEGE OF ENGINEERING, NASIK LAB MANUAL DIGITAL ELECTRONICS LABORATORY Subject Code: 2246 27-8 PUNE VIDYARTHI GRIHA S COLLEGE OF ENGINEERING,NASHIK. INDEX Batch : - Sr.No Title

More information

Power Efficient and High Speed Carry Skip Adder using Binary to Excess One Converter

Power Efficient and High Speed Carry Skip Adder using Binary to Excess One Converter Power Efficient and High Speed Carry Skip Adder using Binary to Excess One Converter Sanyukta Vijaykumar Chahande Research Scholar (M.tech), Dept of ECE Anjuman College of Engineering and Technology Nagpur,

More information

Reinforce the categories of the numerals. Give the child the adult wording for numbers.

Reinforce the categories of the numerals. Give the child the adult wording for numbers. Aims Direct Development of order, concentration, coordination, independence and exactness. Reinforce the categories of the numerals. Give the child the adult wording for numbers. Indirect It is the place

More information

High Speed Non-Linear Carry Select Adder

High Speed Non-Linear Carry Select Adder High Speed Non-Linear Carry Select Adder D.Srimathi 1, G.N.Jayabhavani 2 1 M.E, Applied Electronics, IFET College Of Engineering, Tamilnadu, India 2 Assistant Professor,ECE, IFET College Of Engineering,Tamilnadu,

More information