Size: px
Start display at page:

Download ""

Transcription

1 Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to UnitII 2. SKILLS ADDRESSED: Learning I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Introduction to UnitII 45 Minutes Unit II-Lesson No.1/15 3.OBJECTIVE OF THIS LESSON PLAN: 4.OUTCOMES: To make the students learn the topics to be covered in unit II i. Learn the major topics in UnitII 5.LINK SHEET: Describe the uses in designing combinational circuits. i. List the major topics in combinational circuits Give uses in designing the combinational circuits 6. EVOCATION: (5 minutes) 7. LECTURE NOTES: (40Minutes) Topics to be covered Combinational Circuits Combinational circuits Analysis and design procedures Circuits for arithmetic operations CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 1

2 Code conversion Decoders Encoders Multiplexers Demultiplexers HDL for combinational circuits Uses in designing the logic circuits Combinational circuits A combinational circuit consists of input variables, logic gates, and output variables. Analysis and design procedure Used to derive the truthtable and Boolean expression to design various digital logic circuits Circuits for arithmetic operations Decoders Encoders Multiplexers Demultiplexers Half adder, Full adder, Binary adder, Binary adder/ subtractor, Half subtractor, Full subtractor The decoder is called n-to-m-line decoder, where m 2 n.the decoder is also used in conjunction with other code converters such as a BCD-to-seven_segment decoder. An encoder is the inverse operation of a decoder. Used in designing the various complex digital circuits. Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. A decoder with an enable input is referred to as a decoder/demultiplexer. HDL for combinational circuits 8. TEXT BOOKS: 1.Gate-level modeling 2.Dataflow modeling 3.Behavioral modeling Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations 9. APPLICATIONS Fundamental circuits that are the base building blocks of most larger digital circuits CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 2

3 They are reusable and are common to many systems Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Combinational circuits. 45 Minutes Unit II-Lesson No.2/15 Combinational circuits. 2. SKILLS ADDRESSED: Understanding Learning Remembering 3. OBJECTIVE OF THIS LESSON PLAN: To make the students learn the meaning of combinational circuits and their implementation. 4.OUTCOMES: i. Learn the meaning of combinational circuits 5.LINK SHEET: Describe the implementation of logic circuits by combinational circuits. i. Define combinational circuits with neat block diagram. i iv. Give the need of combinational circuits. List the types of combinational circuits. Explain the implementation using combinational circuits 6.EVOCATION: (5 Minutes) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 3

4 Combinational Circuits Combinational Circuits block 7. LECTURE NOTES: (40 Minutes) Combinational Circuits A combinational circuit consists of input variables, logic gates, and output variables. Need of combinational circuits Fundamental circuits that are the base building blocks of most larger digital circuits They are reusable and are common to many systems Types of combinational circuits. Implementation Using Combinational Circuits The implementation using combinational circuits can be formulated by following steps Specification for the Circuits: What are the inputs: how many, how many bits in a given output, how are they grouped, are they control, are they active high? CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 4

5 What are the outputs: how many and how many bits in an each, active high, active low, tristate output? The functional operation that takes place in the chip, i.e., for given inputs what will appear on the outputs. Convert the specifications into a variety forms for optimal implementation. Possible forms Truth Tables Expressions K-maps Binary Decision Diagrams Implementation with example BCD-to-Seven-Segment Decoder Digital readouts on many digital products often use LED seven-segment displays. Each digit is created by lighting the appropriate segments. The segments are labeled a,b,c,d,e,f,g The decoder takes a BCD input and outputs the correct code for the seven-segment display. Specifications 1. Input: A 4-bit binary value that is a BCD coded input. 2. Outputs: 7 bits, a through g for each of the segments of the display. 3. Operation: Decode the input to activate the correct segments. Construct a truth table Binary expressions A = A C+A BD+B C D +AB C B = A B +A C D +A CD+AB C C = A B+A D+B C D +AB C D = A CD +A B C+B C D +AB C +A BC D E = A CD +B C D F = A BC +A C D +A BD +AB C G = A CD +A B C+A BC +AB C CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 5

6 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations 9.APPLICATIONS Fundamental circuits that are the base building blocks of most larger digital circuits They are reusable and are common to many systems Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Analysis and design procedures 45 Minutes Unit II-Lesson No.3/15 Analysis and design procedures 2. SKILLS ADDRESSED: Understanding Applying Remembering 3. OBJECTIVE OF THIS LESSON PLAN: To make the students apply the steps of implementation in analyzing combinational circuits. 4.OUTCOMES: i. Understand the analysis procedure of combinational circuits 5.LINK SHEET: Illustrate the procedure with an example i. Discuss the analysis procedure with major steps. Give an example to illustrate the analysis procedure of combinational circuits. i Derive the truth table and binary expression using the analysis procedure. 6.EVOCATION: (5 Minutes) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 6

7 logic circuit analyzer 1 7. LECTURE NOTES: (40 Minutes) Analysis Procedure 1. The analysis for a combinational circuit consists of determining the function that the circuit implements. 2. The analysis starts with a given logic circuit diagram and culminates with a set of Boolean functions or a truth table, together with a possible explanation of the operation of the circuit. 3. If the logic diagram to be analyzed is accompanied by a recognizable function name or a statement of what the diagram is assumed to accomplish, then the analysis problem reduces to a verification of the stated function. Steps of analysis procedure Label all gate outputs that are a function only of input variables or their complements with arbitrary symbols. Determine the Boolean functions for each gate output. Label the gates that are a function of input variables and previously labeled gates with different arbitrary symbols. Find the Boolean functions for the outputs of these gates. Repeat the process outlined in step 2 until the outputs of the circuit are obtained in terms of the input variables. Illustration with an example F 2 = AB + AC + BC; T 1 = A + B + C; T 2 = ABC; T 3 = F 2 T 1 ; F 1 = T 3 + T 2 F 1 = T 3 + T 2 = F 2 T 1 + ABC = A BC + A B C + AB C + ABC CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 7

8 Note that the circuit has four binary input variables A, B, and C and two binary output variables and. The outputs of gates that are a function of input variables only are and. The Boolean functions for these two outputs are F 2 = AB + AC + BC; T 1 = A + B + C; T 2 = ABC; T 3 = F 2 T 1 ; F 1 = T 3 + T 2 F 1 = T 3 + T 2 = F 2 T 1 + ABC = A BC + A B C + AB C + ABC Derivation of truth table from logic diagram and Boolean function Determine the number of input variables in the circuit. For n inputs, list the binary numbers from 0 to 2 n 1 in a table. 1. Break the circuit into small single-output blocks by labeling each block output with an arbitrary symbol. 2. Obtain the truth table for the blocks with functions that depend on input variables only. 3. Proceed to obtain the truth table for blocks with functions that depend on previously defined inputs and block outputs, until the columns for all circuit outputs are determined 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 8

9 9.APPLICATIONS They are used as building blocks for various intermediate inputs and outputs and thereby applying it in design of various digital circuits. Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Analysis and design procedures 45 Minutes Unit II-Lesson No.4/15 Analysis and design procedures 2. SKILLS ADDRESSED: Applying understanding 3. OBJECTIVE OF THIS LESSON PLAN: To make the students apply the steps of implementation in designing the digital logic circuits. CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 9

10 4.OUTCOMES: i. Understand the design procedure of combinational circuits Illustrate the procedure with an example 5.LINK SHEET: i. Discuss the design procedure with major steps. Give an example to illustrate the design procedure of combinational circuits. i Design the logic circuit based on the steps of design procedure. 6.EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Design Procedure Analogy for combinational circuits 1 The design for a combinational circuit consists of determining the function that the implement the circuits. Steps of analysis procedure Derivation of truth table K map and Boolean expression Circuit implementation Illustration with an example Code-Conversion example, first, we can list the relation of the BCD and Excess-3 codes in the truth table. Derivation of truth table CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 10

11 K map and Boolean expression For each symbol of the Excess-3 code, we use 1 s to draw the map for simplifying Boolean function. Circuit implementation z = D ; y = CD + C D = CD + (C + D), x = B C + B D + BC D = B (C + D) + B(C + D),w = A + BC + BD = A + B(C + D) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 11

12 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations.. 9.APPLICATIONS They are used as building blocks for logic circuits by calculating the truthtable and boolean expression CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 12

13 Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Circuits for arithmetic operations 45 Minutes Unit II-Lesson No.5/15 Circuits for arithmetic operations 2. SKILLS ADDRESSED: Remembering Learning Classifying 3. OBJECTIVE OF THIS LESSON PLAN: 4.OUTCOMES: To make the students know the basic concept of arithmetic circuits i. Describe the various classification of arithmetic circuits 5.LINK SHEET: Deduce the basic concept of arithmetic circuits i. List the types of arithmetic circuits. Define all the arithmetic circuits which help in designing combinational circuits. i What is the need for using arithmetic circuits in designing combinational circuits? iv. Design half adder circuit and full adder circuit using truth table and Boolean expression 6. EVOCATION: (5 Minutes) Fulladder-redstone scenario 7. LECTURE NOTES: (40 Minutes) Types of arithmetic circuits CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 13

14 Half Adder: Half adder,full Adder,Binary Adder,Binary Multiplier,Carry Look Ahead Adder A combinational circuit that performs the addition of two bits is called a half adder. Full Adder: One that performs the addition of three bits(two significant bits and a previous carry) is a full adder. Binary Adder: This is also called Ripple Carry Adder,because of the construction with full adders are connected in cascade. Binary subtractor: M = 1subtractor ; M = 0adder Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n+1 bits cannot be accommodated. Binary multiplier: Usually there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products. Need for using arithmetic circuits in designing combinational circuits: reduce cost reduce number of gates (for SSI circuits) reduce IC packages (for complex circuits) (ii) increase speed (iii) design simplicity (reuse blocks where possible) Half Adder The truth table for the half adder is listed below. Boolean Expression C = xy S = x y + xy Implementation of Half Adder Circuit CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 14

15 Full Adder One that performs the addition of three bits (two significant bits and a previous carry) is a full adder. Truth Table Boolean expression using K map S = x y z + x yz + xy z + xyz C = xy + xz + yz Implementation of Full adder circuit 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations.. 9.APPLICATIONS The arithmetic circuits are used to reduce the cost, increase the speed and design very complex digital circuits with ease CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 15

16 Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Circuits for arithmetic operations 45 Minutes Unit II-Lesson No.6/15 Circuits for arithmetic operations 2. SKILLS ADDRESSED: Remembering Learning Analyzing 3. OBJECTIVE OF THIS LESSON PLAN: 4.OUTCOMES: To make the students know the basic operation of all the arithmetic circuits i. Discuss the operation of all the arithmetic circuits 5.LINK SHEET: Design logic diagram by the steps used in the basic mode of operation i. Explain the operation of individual arithmetic circuits i What are the modes used in designing arithmetic circuits? Design the binary adder; carry look adder, Binary Multiplier and Binary Subtractor circuit using the basic mode of operation. 6. EVOCATION: (5 Minutes) binary adder-subtractor Gates used in arithmetic circuits 7. LECTURE NOTES: (40 Minutes) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 16

17 Major Steps: Binary adder Truthtable Boolean expression using Kmap Logic circuit This is also called Ripple Carry Adder, because of the construction with full adders are connected in cascade. Truth Table Implementation of Binary adder circuit Carry Look Ahead Adder The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm. Boolean expression P i = A i B i steady state value G i = A i B i steady state value Output sum and carry S i = P i C i C i+1 = G i + P i C i G i : carry generate P i : carry propagate C 0 = input carry C 1 = G 0 + P 0 C 0 C 2 = G 1 + P 1 C 1 = G 1 + P 1 G 0 + P 1 P 0 C 0 C 3 = G 2 + P 2 C 2 = G 2 + P 2 G 1 + P 2 P 1 G 0 + P 2 P 1 P 0 C 0 Implementation of Carry Look ahead adder circuit CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 17

18 Binary subtractor: M = 1subtractor ; M = 0adder Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains n+1 bits cannot be accommodated. Implementation of Binary Subtractor circuit Binary multiplier: Usually there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products. For J multiplier bits and K multiplicand bits we need (J X K) AND gates and (J 1) K- bit adders to produce a product of J+K bits. K=4 and J=3, we need 12 AND gates and two 4-bit adders. Implementation of 4-bit by 3-bit binary multiplier circuit 8.TEXT BOOKS: CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 18

19 Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS They present special design challenges, because there are simply too many inputs to list all possible combinations in a truth table. In applying this method, bus-wide operations are broken into simpler bit-by-bit operations that are more easily defined by truth-tables, and more tractable to familiar design techniques Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Code conversion 2. SKILLS ADDRESSED: Remembering Applying I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Code conversion 45 Minutes Unit II-Lesson No.7/15 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basic concept of code conversion and to use their principle in various code conversion circuits. 4.OUTCOMES: i. Deduce the Principle of code conversion 5.LINK SHEET: Describe the various code conversion methods using the principle. i. What is the principle of code conversion? i List the types of code conversion circuits Design any one of the code conversion circuit by the principle used. 6. EVOCATION: (5 Minutes) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 19

20 Code Conversion Examples 7. LECTURE NOTES: (40 Minutes) Code Conversion Conversion of signals, or groups of signals, in one code into corresponding signals, or groups of signals, in another code. Principle of Code Conversion A process for converting a code of some predetermined bit structure, such as 5, 7, or 14 bits per character interval, to another code with the same or a different number of bits per character interval. Types of codeconversion BCD to Gray code. and viceversa. BCD to excess3 code and viceversa. Binary to gray code and viceversa Implementation of code conversion circuit BCD and Excess-3 codes Truth Table CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 20

21 Kmap and Boolean Expression For each symbol of the Excess-3 code, we use 1 s to draw the map for simplifying Boolean function. z = D ; y = CD + C D = CD + (C + D) x = B C + B D + BC D = B (C + D) + B(C + D) w = A + BC + BD = A + B(C + D) BCD Excess3 circuit CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 21

22 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS The principle is applied in digital speakers, sound cards and stereo to 3D displays Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Decoders 2. SKILLS ADDRESSED: Remembering Understanding I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Decoders 45 Minutes Unit II-Lesson No.8/15 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basic concept of decoders and implement their types using the basic logic 4.OUTCOMES: i. Describe the basic concept of decoders 5.LINK SHEET: Explain the types of decoders and implement their design using the basic logic i. What is the decoder? CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 22

23 i List the types of decoder. Implement any one of the decoder circuit with necessary diagrams wherever necessary. 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Decoder The decoder is called n-to-m-line decoder, where m 2 n the decoder is also used in conjunction with other code converters such as a BCD-to-seven segment decoder. 3-to-8 line decoder: For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1. Some decoders are constructed with NAND gates, it becomes more economical to generate the decoder minters in their complemented form. As indicated by the truth table, only one output can be equal to 0 at any given time, all other outputs are equal to 1. Types of decoder 2to4 decoder 3to8decoder 4to16decoder and so on. Implementation of decoder circuit 3 to 8 decoder Decoder Examples CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 23

24 2 to 4 decoder 8.TEXT BOOKS: CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 24

25 Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS Decoders are used to analyze data streams for a certain data code and give an output if the data is present like an address to a peripheral unit that needs service. Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Encoders 2. SKILLS ADDRESSED: Remembering Learning I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Encoders 45 Minutes Unit II-Lesson No.9/15 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basic concept of encoders and implement their types using the basic logic 4.OUTCOMES: i. Describe the basic concept of encoders 5.LINK SHEET: Explain the types of encoders and implement their design using the basic logic i. What is the encoder? CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 25

26 i Implement any one of the encoder circuit with necessary diagrams wherever necessary. List the types of encoder 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Encoder An encoder is the inverse operation of a decoder (ie) contains m inputs and convert it into to n outputs If two inputs are active simultaneously, the output produces an undefined combination. We can establish an input priority to ensure that only one input is encoded. Another ambiguity in the octal-to-binary encoder is that an output with all 0 s is generated when all the inputs are 0; the output is the same as when D 0 is equal to 1. Types of Encoder 4to2 encoder,8to3 encoder,16to4 encoder, Priority encoder and so on Implementation of encoder circuit 8 to 3 encoder Optical fork as an Encoder (Examples of encoder) z = D 1 + D 3 + D 5 + D 7,y = D 2 + D 3 + D 6 + D 7,x = D 4 + D 5 + D 6 + D 7 CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 26

27 V=0no valid inputs, V=1valid inputs o X s in output columns represent don t-care conditions. X s in the input columns are useful for representing a truth table in condensed form. Instead of listing all 16 minterms of four variables. x = D 2 + D 3, y = D 3 + D 1 D 2, V = D 0 + D 1 + D 2 + D CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 27

28 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations.. 9.APPLICATIONS An encoder is a device, circuit, transducer, software program, algorithm or person that converts information from one format or code to another, for the purposes of standardization, speed, secrecy, security or compressions.. Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Multiplexers 2. SKILLS ADDRESSED: Remembering Understanding I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Multiplexers 45 Minutes Unit II-Lesson No.10/15 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basic concept of Multiplexers and implement their types using the basic logic 4.OUTCOMES: CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 28

29 i. Describe the basic concept of Multiplexers 5.LINK SHEET: Explain the types of Multiplexers and implement their design using the basic logic i. What is the Multiplexers and write the other name for Multiplexers? i iv. Implement any one of the Multiplexers circuit with necessary diagrams wherever necessary. List the types of Multiplexers Implement the Boolean function using any one of the multiplexer circuit 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Multiplexing examples Multiplexer In electronics, a multiplexer (or mux) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2 n inputs has n select lines, which are used to select which input line to send to the output. Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 29

30 A multiplexer is also called a data selector. Types of Muliplexer 2 to 1 MUX 4 to 1 MUX 16 to 1 MUX and so on Implementation of MUX circuit 2 to 1 MUX S = 0, Y = I 0 Truth Table S Y S = 1, Y = I 1 0 I 0 Y = S I 0 + SI 1 1 I 1 4 to 1 MUX Boolean function implementation A more efficient method for implementing a Boolean function of n variables with a multiplexer that has n-1 selection inputs. F(x, y, z) = (1,2,6,7) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 30

31 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS Mux is used in telephony, telegraphy, digital broadcasting and analog broadcasting. An electronic multiplexer makes it possible for several signals to share one device or resource, for example one A/D converter or one communication line, instead of having one device per input signal. Sri Vidya College of Engineering and Technology Department of Information Technology Class I year, 02 sem Subject Code CS6201 Subject Digital Principles & System Design Prepared By S.Seedhanadevi Lesson Plan for Demultiplexers Time: 45 Minutes Lesson. No Unit II-Lesson No.11/15 1.CONTENT LIST: Demultiplexers 2. SKILLS ADDRESSED: Remembering Understanding CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 31

32 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basic concept of Demultiplexers and implement their types using the basic logic 4.OUTCOMES: i. Describe the basic concept of Demultiplexers 5.LINK SHEET: Explain the types of Demultiplexers and implement their design using the basic logic i. What is the Demultiplexers and write the other name for Demultiplexers? i Implement any one of the Demultiplexers circuit with necessary diagrams wherever necessary. List the types of Demultiplexers 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Demultiplexing examples Demultiplexer Demultiplexer (or demux) is a device taking a single input signal and selecting one of many data-output-lines, which is connected to the single It is otherwise known as data distributor. A decoder with an enable input is referred to as a decoder/demultiplexer. The truth table of demultiplexer is the same with decoder. Types of Demuliplexer 1 to 2 DEMUX,1 to 4 DEMUX,1 to 16 DeMUX and so on CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 32

33 Implementation of DEMUX circuit 1-to-4 De-multiplexer Addressing Input b a Selected 0 0 A 0 1 B 1 0 C 1 1 D The Boolean expression for this 1-to-4 Demultiplexer above with outputs A to D and data select lines a, b is given as: F = ab A + abb + abc + abd 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS Demultiplexer is used to connect a single source to multiple destinations. It is used in ALU circuit. The second use of the Demultiplexer is the reconstruction of Parallel Data from the incoming serial data stream. Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi Introduction to Hardware Description Language (HDL) 45 Minutes Unit II-Lesson No.12/15 Introduction to Hardware Description Language (HDL) 2. SKILLS ADDRESSED: CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 33

34 Remembering Learning 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the basics of HDL and know their advantages in hardware implementation 4.OUTCOMES: i. Describe the basic concept of HDL 5.LINK SHEET: Explain design methodologies using HDL i. What is HDL i Write the HDL coding for the circuit given Evaluate in brief the modeling techniques of HDL 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) HDL In electronics, a Hardware Description Language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDL coding for given circuit CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 34

35 Modeling techniques Gate-level modeling Dataflow modeling Behavioral modeling 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS Hardware description language enables a precise, formal description of an electronic circuit that allows for the automated analysis, simulation, and simulated testing of an electronic circuit. A hardware description language looks much like a programming language such as C; it is a textual description consisting of expressions and statements. Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 35

36 Lesson Plan for Time: Lesson. No 1.CONTENT LIST: HDL for Combinational Circuits 45 Minutes Unit II-Lesson No.13/15 HDL for Combinational Circuits 2. SKILLS ADDRESSED: Remembering Understanding Applying 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the various modeling techniques and their description using HDL 4.OUTCOMES: i. Describe the various types of modeling techniques 5.LINK SHEET: Deduce the HDL coding for each modeling techniques i. What is Gate level modeling? i What is Behavioral modeling? Explain Gate level modeling and Behavioral modeling with an example 6. EVOCATION: (5 Minutes) 7. LECTURE NOTES: (40 Minutes) Modelling Techniques A module can be described in any one of the following modeling techniques: Gate-level modeling uses instantiation of primitive gates and user-defined modules. Dataflow modeling uses continuous assignment statements with keyword assign. CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 36

37 Behavioral modeling uses procedural assignment statements with keyword always. Gate-level modeling A circuit is specified by its logic gates and their interconnection. Verilog recognizes 12 basic gates as predefined primitives. The logic values of each gate may be 1, 0, x (unknown), z(high-impedance). Example Behavioral modeling It is used mostly to describe sequential circuits, but can be used also to describe combinational circuits. Behavioral descriptions use the keyword always followed by a list of procedural assignment statements. Example CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 37

38 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS High Level Modeling language and time consumption language Used in various Design Entry Used for Simulation with Xilinx CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 38

39 Sri Vidya College of Engineering and Technology Department of Information Technology Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi HDL for Combinational Circuits 45 Minutes Unit II-Lesson No.14/15 HDL for Combinational Circuits 2. SKILLS ADDRESSED: Remembering Understanding Applying 3. OBJECTIVE OF THIS LESSON PLAN: To make the students know the various design methodologies and their description using HDL 4.OUTCOMES: i. Describe the various design methodologies 5.LINK SHEET: Deduce the HDL coding for each design methodologies i. What is Data Flow modeling? i What is design methodology for HDL and explain it with an example? Explain data flow modelling with an example 6. EVOCATION: (5 Minutes) CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 39

40 7. LECTURE NOTES: (40 Minutes) Data Flow Modelling Example A continuous assignment is a statement that assigns a value to a net. The data type net is used in Verilog HDL to represent a physical connection between circuit elements. A net defines a gate output declared by an output or wire. Design Methodology and its types Example There are two basic types of design methodologies: top-down and bottom-up. Top-down: the top-level block is defined and then the sub-blocks necessary to build the top-level block are identified Bottom-up: the building blocks are first identified and then combined to build the top-level block. 8.TEXT BOOKS: Sanjay Kumar Suman, L.Bhagyalakshmi, S.Porselvi, Digital Principles And System Design,Vijay Nicole Pubilcations. 9.APPLICATIONS High Level Modeling language and time consumption language Used in various Design Entry. CS6201-DIGITAL PRINCIPLES AND SYSTEM DESIGN Page 40

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page

More information

Combinational Circuits DC-IV (Part I) Notes

Combinational Circuits DC-IV (Part I) Notes Combinational Circuits DC-IV (Part I) Notes Digital Circuits have been classified as: (a) Combinational Circuits: In these circuits output at any instant of time depends on inputs present at that instant

More information

Encoders. Lecture 23 5

Encoders. Lecture 23 5 -A decoder with enable input can function as a demultiplexer a circuit that receives information from a single line and directs it to one of 2 n possible output lines. The selection of a specific output

More information

Combinational Logic Circuits. Combinational Logic

Combinational Logic Circuits. Combinational Logic Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The

More information

Unit 3. Logic Design

Unit 3. Logic Design EE 2: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Unit 3 Chapter Combinational 3 Combinational Logic Logic Design - Introduction to Analysis & Design

More information

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Electronics 8. Multiplexer & Demultiplexer 1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

UNIT-IV Combinational Logic

UNIT-IV Combinational Logic UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented

More information

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1 LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design

More information

TABLE 3-2 Truth Table for Code Converter Example

TABLE 3-2 Truth Table for Code Converter Example 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-28 TABLE 3-2 Truth Table for Code Converter Example Decimal Digit Input BCD Output Excess-3 A B C D W Y Z 2 3 4 5 6 7 8 9 Truth

More information

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation

More information

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits 1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc

More information

Function Table of an Odd-Parity Generator Circuit

Function Table of an Odd-Parity Generator Circuit Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as

More information

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI 6 DEPARTMENT: ECE QUESTION BANK SUBJECT NAME: DIGITAL SYSTEM DESIGN SEMESTER III SUBJECT CODE: EC UNIT : Design of Combinational Circuits PART -A ( Marks).

More information

4:Combinational logic circuits. 3 July

4:Combinational logic circuits. 3 July 4:Combinational logic circuits 3 July 2014 1 overview What is combinational logic circuit? Examples of combinational logic circuits Binary-adder Binary-subtractor Binary-multiplier Decoders Multiplexers

More information

Logic Circuit Design

Logic Circuit Design Logic Circuit Design we have studied Truth Tables Logic gates Logic algebra K-maps 1 All these are tools Tools Truth Tables Logic gates Logic algebra K-maps 2 All these are tools Tools Truth Tables Logic

More information

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

MSI Design Examples. Designing a circuit that adds three 4-bit numbers MSI Design Examples In this lesson, you will see some design examples using MSI devices. These examples are: Designing a circuit that adds three 4-bit numbers. Design of a 4-to-16 Decoder using five 2-to-4

More information

Laboratory Manual CS (P) Digital Systems Lab

Laboratory Manual CS (P) Digital Systems Lab Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification

More information

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science Combinational Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design 2 Combinational logic A combinational circuit

More information

UNIT III. Designing Combinatorial Circuits. Adders

UNIT III. Designing Combinatorial Circuits. Adders UNIT III Designing Combinatorial Circuits The design of a combinational circuit starts from the verbal outline of the problem and ends with a logic circuit diagram or a set of Boolean functions from which

More information

Department of Electronics and Communication Engineering

Department of Electronics and Communication Engineering Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of

More information

Subtractor Logic Schematic

Subtractor Logic Schematic Function Of Xor Gate In Parallel Adder Subtractor Logic Schematic metic functions, including half adder, half subtractor, full adder, independent logic gates to form desired circuits based on dif- by integrating

More information

COMBINATIONAL CIRCUIT

COMBINATIONAL CIRCUIT Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits

More information

CHW 261: Logic Design

CHW 261: Logic Design CHW 6: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Copyright 6 by Pearson Education, Inc. Upper Saddle

More information

Chapter 3 Combinational Logic Design

Chapter 3 Combinational Logic Design Logic and Computer Design Fundamentals Chapter 3 Combinational Logic Design Part 2 Combinational Logic Overview Part -Implementation Technology and Logic Design Design Concepts Fundamental concepts of

More information

Digital Electronics. Functions of Combinational Logic

Digital Electronics. Functions of Combinational Logic Digital Electronics Functions of Combinational Logic Half-dder Basic rules of binary addition are performed by a half adder, which has two binary inputs ( and B) and two binary outputs (Carry out and Sum).

More information

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC

More information

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay)   CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification

More information

EXPERIMENT NO 1 TRUTH TABLE (1)

EXPERIMENT NO 1 TRUTH TABLE (1) EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,

More information

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd Chapter 6 组合逻辑电路函数 Floyd, Digital Fundamentals, th ed 29 Pearson Education, Upper 28 Pearson Saddle River, Education NJ 7458. All Rights Reserved Summary Half-Adder

More information

University of Technology

University of Technology University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 7 & 8 NAND and XOR Implementations Combinational Design Procedure NAND-NAND & NOR-NOR Networks DeMorgan

More information

BCD Adder. Lecture 21 1

BCD Adder. Lecture 21 1 BCD Adder -BCD adder A 4-bit binary adder that is capable of adding two 4-bit words having a BCD (binary-coded decimal) format. The result of the addition is a BCD-format 4-bit output word, representing

More information

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS STRUCTURE 2. Objectives 2. Introduction 2.2 Simplification of Boolean Expressions 2.2. Sum of Products 2.2.2 Product of Sums 2.2.3 Canonical

More information

DESIGN OF BINARY MULTIPLIER USING ADDERS

DESIGN OF BINARY MULTIPLIER USING ADDERS DESIGN OF BINARY MULTIPLIER USING ADDERS Sudhir Bussa 1, Ajaykumar Rao 2, Aayush Rastogi 3 1 Assist. Prof Electronics and Telecommunication Department, Bharatividyapeeth Deemed University College of Engineering,

More information

Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #14

Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #14 Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #14 Ziad Matni Dept. of Computer Science, UCSB Administrative Remaining on the calendar This supersedes

More information

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Objectives In this chapter, you will learn about The binary numbering system Boolean logic and gates Building computer circuits

More information

Electronics. Digital Electronics

Electronics. Digital Electronics Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital

More information

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa

Experiment # 4. Binary Addition & Subtraction. Eng. Waleed Y. Mousa Experiment # 4 Binary Addition & Subtraction Eng. Waleed Y. Mousa 1. Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor circuits.

More information

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders Indian Institute of Technology Jodhpur, Year 28 29 Digital Logic and Design (Course Code: EE222) Lecture 4: Combinational Contd.. Decoders/Encoders Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in

More information

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations Combinational Logic Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations Copyright (c) 2012 Sean Key Combinational Logic Design

More information

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02) 2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter

More information

Topic Notes: Digital Logic

Topic Notes: Digital Logic Computer Science 220 Assembly Language & Comp. Architecture Siena College Fall 20 Topic Notes: Digital Logic Our goal for the next couple of weeks is to gain a reasonably complete understanding of how

More information

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Lecture 3: Logic circuit. Combinational circuit and sequential circuit Lecture 3: Logic circuit Combinational circuit and sequential circuit TRAN THI HONG HONG@IS.NAIST.JP Content Lecture : Computer organization and performance evaluation metrics Lecture 2: Processor architecture

More information

Fan in: The number of inputs of a logic gate can handle.

Fan in: The number of inputs of a logic gate can handle. Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering

More information

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows: Combinational Logic Logic circuits for digital systems may be combinational or sequential. combinational circuit consists of input variables, logic gates, and output variables. 1 nalysis procedure To obtain

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 07 October 31, 2011 / November 07, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative

More information

2 Building Blocks. There is often the need to compare two binary values.

2 Building Blocks. There is often the need to compare two binary values. 2 Building Blocks 2.1 Comparators There is often the need to compare two binary values. This is done using a comparator. A comparator determines whether binary values A and B are: 1. A = B 2. A < B 3.

More information

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 COE/EE2DI4 Midterm Test #1 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting

More information

Design and Simulation of Convolution Using Booth Encoded Wallace Tree Multiplier

Design and Simulation of Convolution Using Booth Encoded Wallace Tree Multiplier IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. PP 42-46 www.iosrjournals.org Design and Simulation of Convolution Using Booth Encoded Wallace

More information

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) 16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Aim: To design multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Components required: Digital IC Trainer kit,

More information

Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc.

Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc. Module 6: Combinational Circuit Blocks Revision: August 30, 2007 Overview This lab introduces several combinational circuits that are frequently used by digital designers, including a data selector (also

More information

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C

DELD UNIT 3. Question Option A Option B Option C Option D Correct Option A B C Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - III Subject : DELD Sr. No. Question Option

More information

SQRT CSLA with Less Delay and Reduced Area Using FPGA

SQRT CSLA with Less Delay and Reduced Area Using FPGA SQRT with Less Delay and Reduced Area Using FPGA Shrishti khurana 1, Dinesh Kumar Verma 2 Electronics and Communication P.D.M College of Engineering Shrishti.khurana16@gmail.com, er.dineshverma@gmail.com

More information

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100 EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question

More information

CS302 - Digital Logic Design Glossary By

CS302 - Digital Logic Design Glossary By CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital

More information

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions Combinational logic! Switches, basic logic and truth tables, logic functions! Algebraic expressions to gates! Mapping to different gates! Discrete logic gate components (used in labs and 2)! Canonical

More information

FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA

FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA Shruti Dixit 1, Praveen Kumar Pandey 2 1 Suresh Gyan Vihar University, Mahaljagtapura, Jaipur, Rajasthan, India 2 Suresh Gyan Vihar University,

More information

COLLEGE OF ENGINEERING, NASIK

COLLEGE OF ENGINEERING, NASIK Pune Vidyarthi Griha s COLLEGE OF ENGINEERING, NASIK LAB MANUAL DIGITAL ELECTRONICS LABORATORY Subject Code: 2246 27-8 PUNE VIDYARTHI GRIHA S COLLEGE OF ENGINEERING,NASHIK. INDEX Batch : - Sr.No Title

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized

More information

Unit 1 Foundations in Electronics - Lesson 1.1 Introduction to Electronics Standards Essential Question Enduring Understandings

Unit 1 Foundations in Electronics - Lesson 1.1 Introduction to Electronics Standards Essential Question Enduring Understandings Course: DIGITAL ELECTRONICS- PROJECT LEAD THE WAY (DE-PLTW) Year: 2017-2018 Teacher: Mr. Christopher Reynolds/ Mr. Kenneth Rice Unit 1 Foundations in Electronics - Lesson 1.1 Introduction to Electronics

More information

COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER

COMBINATIONAL LOGIC CIRCUIT First Class. Dr. AMMAR ABDUL-HAMED KHADER COMBINATIONAL LOGIC CIRCUIT First Class 1 BASIC ADDER Adders are important in computers and also in other types of digital system in which numerical data are processed. An understanding of the basic operation

More information

Practical Workbook Logic Design & Switching Theory

Practical Workbook Logic Design & Switching Theory Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering

More information

EE19D Digital Electronics. Lecture 1: General Introduction

EE19D Digital Electronics. Lecture 1: General Introduction EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to

More information

International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 ISSN

International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 ISSN 645 ANALYSIS AND IMPLEMENTATION OF TRIVIAL DELAY BASED ADDERS G.Priyadarshini,J.Robert Theivadas,Ranganathan Vijayaraghavan ABSTRACT- In present-day, all digital devices are designed to be portable in

More information

FUNCTION OF COMBINATIONAL LOGIC CIRCUIT

FUNCTION OF COMBINATIONAL LOGIC CIRCUIT HAPTER FUNTION OF OMBINATIONAL LOGI IRUIT OUTLINE HALF-ADDER ANF FULL ADDER IRUIT -BIT PARALLEL BINARY RIPPLE ARRY ADDER -BIT PARALLEL BINARY ARRY LOOK- AHEAD ADDER BD ADDER IRUIT DEODER ENODER MULTIPLEXER

More information

Introduction. BME208 Logic Circuits Yalçın İŞLER

Introduction. BME208 Logic Circuits Yalçın İŞLER Introduction BME208 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com 1 Lecture Three hours a week (three credits) No other sections, please register this section Tuesday: 09:30 12:15

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Chapter 3 Describing Logic Circuits Dr. Xu

Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Objectives Selected areas covered in this chapter: Operation of truth tables for AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Boolean

More information

DIGITAL ELECTRONICS QUESTION BANK

DIGITAL ELECTRONICS QUESTION BANK DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure

More information

Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2

Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple

More information

Low Power Adiabatic Logic Design

Low Power Adiabatic Logic Design IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic

More information

Lab 2: Combinational Circuits Design

Lab 2: Combinational Circuits Design Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,

More information

EEE 301 Digital Electronics

EEE 301 Digital Electronics EEE 301 Digital Electronics Lecture 1 Course Contents Introduction to number systems and codes. Analysis and synthesis of digital logic circuits: Basic logic functions, Boolean algebra,combinational logic

More information

CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA

CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 90 CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 5.1 INTRODUCTION A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination

More information

Digital Electronic Concepts

Digital Electronic Concepts Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course

More information

Gates and Circuits 1

Gates and Circuits 1 1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior

More information

EC 1354-Principles of VLSI Design

EC 1354-Principles of VLSI Design EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of

More information

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment

More information

Digital. Design. R. Ananda Natarajan B C D

Digital. Design. R. Ananda Natarajan B C D Digital E A B C D 0 1 2 3 4 5 6 Design 7 8 9 10 11 12 13 14 15 Y R. Ananda Natarajan Digital Design Digital Design R. ANANDA NATARAJAN Professor Department of Electronics and Instrumentation Engineering

More information

UNIVERSITI TEKNIKAL MALAYSIA MELAKA FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER DENC 2532 ECADD

UNIVERSITI TEKNIKAL MALAYSIA MELAKA FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER DENC 2532 ECADD UNIVERSITI TEKNIKAL MALAYSIA MELAKA FAKULTI KEJURUTERAAN ELEKTRONIK DAN KEJURUTERAAN KOMPUTER DENC 2532 ECADD LAB SESSION 3 DIGITAL SIMULATION: MULTIPLEXER AND DEMULTIPLEXER Prepared by: Hamzah Asyrani

More information

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including

More information

SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS

SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand

More information

Circuits in CMOS VLSI. Darshana Sankhe

Circuits in CMOS VLSI. Darshana Sankhe Circuits in CMOS VLSI Darshana Sankhe Static CMOS Advantages: Static (robust) operation, low power, scalable with technology. Disadvantages: Large size: An N input gate requires 2N transistors. Large capacitance:

More information

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: ) GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM Course Title: Digital Electronics (Code: 3322402) Diploma Programmes in which this course is offered Semester in which offered Power

More information

Computer Architecture and Organization:

Computer Architecture and Organization: Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES

More information

An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay

An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay 1. K. Nivetha, PG Scholar, Dept of ECE, Nandha Engineering College, Erode. 2.

More information

Lab Report: Digital Logic

Lab Report: Digital Logic Lab Report: Digital Logic Introduction The aim of the Digital Logic Lab was to construct a simple 4-bit Arithmetic Logic Unit (ALU) in order to demonstrate methods of using Boolean Algebra to manipulate

More information

AREA AND POWER EFFICIENT CARRY SELECT ADDER USING BRENT KUNG ARCHITECTURE

AREA AND POWER EFFICIENT CARRY SELECT ADDER USING BRENT KUNG ARCHITECTURE AREA AND POWER EFFICIENT CARRY SELECT ADDER USING BRENT KUNG ARCHITECTURE S.Durgadevi 1, Dr.S.Anbukarupusamy 2, Dr.N.Nandagopal 3 Department of Electronics and Communication Engineering Excel Engineering

More information

UNIT-1. Basic signal processing operations in digital communication

UNIT-1. Basic signal processing operations in digital communication UNIT-1 Lecture-1 Basic signal processing operations in digital communication The three basic elements of every communication systems are Transmitter, Receiver and Channel. The Overall purpose of this system

More information

Syllabus: Digital Electronics (DE) (Project Lead The Way)

Syllabus: Digital Electronics (DE) (Project Lead The Way) Course Overview: Digital electronics and micro computers. This is a course in applied logic that encompasses the application of electronic circuits and devices. Computer simulation software is used to

More information

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS 6 Credit Hours Prepared by: Dennis Eimer Revised Date: August, 2007 By Dennis Eimer Division of Technology Dr. John Keck, Dean

More information

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true

More information