Exercise 2: OR/NOR Logic Functions
|
|
|
- Hilary Walton
- 6 years ago
- Views:
Transcription
1 Exercise 2: OR/NOR Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an OR and a NOR logic gate. You will verify your results by generating truth tables for each function. EXERCISE DISCUSSION The schematic symbol of a two-input OR gate and the Boolean equation for the OR gate are shown. Input signals are labeled A and B, and the gate output is labeled C. The Boolean equation for the OR gate states that C is high when A or B is high. In the equation, the + symbol indicates the OR function. The schematic symbol and the Boolean equation for a NOR gate are shown here. The inputs are labeled A and B, and the output is labeled C. The Boolean equation for the NOR gate states that C is low when A or B is high. The bar over the A+B indicates the complement. FACET by Lab-Volt 61
2 Digital Logic Fundamentals The NOR gate symbol has a bubble at the output of the gate. This bubble indicates a complement. The Boolean equation for the NOR gate is a. C = A + B. b. C = A+B. Pins 14 and 7 supply power to the IC. The IC provides four separate two-input NOR gates labeled A through D. For the 74LS02 IC, inputs may be tied to other inputs, and an output may be connected to inputs; however, outputs cannot be connected to one another. Pin 1 is the output to which gate? a. A b. B c. C d. D Two NOR gates can be cascaded (connected in series) to generate an OR operation, as shown. 62 FACET by Lab-Volt
3 Output D represents the OR function because of the complementary action of GATE 2. This is the truth table for the circuit. The outputs are complementary. Output column C provides the NOR function truth table, and output column D provides the OR function truth table for inputs A and B. The disable and enable combinations and the truth tables for an OR gate are shown here. When one input is low, the OR gate is enabled and the output depends on the other input level. When one input is high, the output is disabled because it is always high independent of the level at the other input. FACET by Lab-Volt 63
4 Digital Logic Fundamentals The enable and disable combinations and the truth tables for a NOR gate are shown here. When one input is held low, the NOR gate is enabled and the output is the complement of the other input. When one input is held high, the NOR gate is disabled. The output is always low independent of the other input level. If one input of an OR gate is held low, is the gate enabled or disabled? a. enabled b. disabled Here is a three-input NOR gate, the 74LS27. The operating principles of a two-input OR or NOR gate apply to gates having more than two inputs. The output of this gate is low when any input is high. Any one input at a high level locks out the other inputs since the output is always low. When all inputs are low, the output is high. 64 FACET by Lab-Volt
5 PROCEDURE Locate the OR/NOR circuit block, and connect the circuit shown. Activate BLOCK SELECT. Place both toggle switches in the LOW position. NOTE: A high logic level turns on an LED. You can verify the static state of a signal, as indicated by a circuit LED, or by connecting either your multimeter or oscilloscope to the appropriate point. To verify the state of a dynamic signal (squarewave) an oscilloscope is used. What are the logic levels at the OR gate inputs? a. both low b. both high What is the logic level at the output of the OR gate? FACET by Lab-Volt 65
6 Digital Logic Fundamentals What are the logic levels at the NOR gate inputs? What is the output level of the NOR gate? If either toggle switch A or B (not both) were placed in the HIGH position, would the OR gate output be locked high or low? a. high b. low If either toggle switch A or B (not both) were placed in the HIGH position, would the NOR gate output be locked high or low? a. high b. low 66 FACET by Lab-Volt
7 The table shows the OR and NOR outputs when both A and B are low. Place toggle switch A in the HIGH position and switch B in the LOW position. What is the OR gate output? Leave toggle switch A in the HIGH position and switch B in the low position. What is the NOR gate output? Place toggle switch A in the LOW position and switch B in the HIGH position. What is the OR gate output? Leave toggle switch A in the LOW position and switch B in the HIGH position. What is the NOR gate output? FACET by Lab-Volt 67
8 Digital Logic Fundamentals Place toggle switch A in the HIGH position and switch B in the HIGH position. What is the OR gate output? Place toggle switches A and B in the HIGH position. What is the NOR gate output? Based on the truth table, when is the NOR gate output high? a. when both inputs are low b. when any input is low c. when any input is high Modify your test circuit as shown. Connect channel 1 of your oscilloscope to circuit input B. Use channel 2 to monitor other circuit points as required. 68 FACET by Lab-Volt
9 Place switch A in the LOW position. The circuit input signal is a square wave as seen on oscilloscope channel 1. Monitor the OR gate output (A + B) on channel 2. The OR gate output is a. enabled. b. disabled. Monitor the NOR gate output (A+B) on channel 2. The NOR gate output is a. enabled. b. disabled. Place switch A in the HIGH position. Monitor the output of the OR gate. The gate is a. enabled. b. disabled. Monitor the output of the NOR gate. The gate is a. enabled. b. disabled. FACET by Lab-Volt 69
10 Digital Logic Fundamentals CONCLUSION The output of an OR gate is high when any input is high. The output of a NOR gate is low when any input is high. A high input will disable an OR or a NOR gate. A low input (two-input gate) will enable an OR or a NOR gate. OR/NOR gate outputs complement each other. REVIEW QUESTIONS 1. Locate the OR/NOR circuit block, and connect the circuit shown. Enable the circuit gates by placing toggle switch A in the LOW position. Place CM switch 13 in the ON position. With the CM activated, the OR gate and NOR gate a. outputs follow input signal B. b. input B signals are locked out. c. functions are affected by switch A. d. outputs are no longer complementary. 2. Place CM switch 12 in the ON position. The CM a. stops the gates from responding to input level changes at A. b. allows the gates to respond to input level changes at A. c. OR gate is enabled, but the NOR gate is disabled. d. NOR gate is enabled, but the OR gate is disabled. 70 FACET by Lab-Volt
11 3. The output of an OR gate is high a. all of the time. b. when any input is low. c. when any input is high. d. when all inputs are low. 4. The output of a NOR gate is low a. all of the time. b. when any input is low. c. when any input is high. d. when all inputs are low. 5. In the circuit shown, output levels A through D are, respectively, a. low, high, low, and low. b. low, high, low, and high. c. high, low, low, and low. d. disabled due to the circuit pull-up and common connections. NOTE: Make sure all CMs are cleared (turned off) before proceeding to the next section. FACET by Lab-Volt 71
Exercise 1: AND/NAND Logic Functions
Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results
Exercise 1: EXCLUSIVE OR/NOR Gate Functions
EXCLUSIVE-OR/NOR Gates Digital Logic Fundamentals Exercise 1: EXCLUSIVE OR/NOR Gate Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the operation of
Exercise 1: DC Operation of a NOT and an OR-TIE
Open Collector and Other TTL Gates Digital Logic Fundamentals Exercise 1: DC Operation of a NOT and an OR-TIE EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the
Exercise 1: Circuit Block Familiarization
Exercise 1: Circuit Block Familiarization EXERCISE OBJECTIVE When you have completed this exercise, you will be able to locate and identify the circuit blocks and components on the DIGITAL LOGIC FUNDAMENTALS
Exercise 1: Tri-State Buffer Output Control
Exercise 1: Tri-State Buffer Output Control EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate how the enable and data inputs control the output state of a tri-state
Exercise 2: Source and Sink Current
Digital Logic Fundamentals Tri-State Output Exercise 2: Source and Sink Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate how a tri-state buffer output can
TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits. To review basic logic gates and digital logic circuit construction and testing.
TECH 3232 Fall 2010 Lab #1 Into To Digital Circuits Name: Purpose: To review basic logic gates and digital logic circuit construction and testing. Introduction: The most common way to connect circuits
Exercise 2: Current in a Series Resistive Circuit
DC Fundamentals Series Resistive Circuits Exercise 2: Current in a Series Resistive Circuit EXERCISE OBJECTIVE circuit by using a formula. You will verify your results with a multimeter. DISCUSSION Electric
Exercise 3: Voltage in a Series Resistive Circuit
DC Fundamentals Series Resistive Circuits Exercise 3: Voltage in a Series Resistive Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the voltage in a series
Exercise 1: Inductors
Exercise 1: Inductors EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe the effect an inductor has on dc and ac circuits by using measured values. You will verify your
Exercise 2: Inductors in Series and in Parallel
Exercise 2: Inductors in Series and in Parallel EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the total inductance of a circuit containing inductors in series
Exercise 1: Series RLC Circuits
RLC Circuits AC 2 Fundamentals Exercise 1: Series RLC Circuits EXERCISE OBJECTIVE When you have completed this exercise, you will be able to analyze series RLC circuits by using calculations and measurements.
UNIVERSITI MALAYSIA PERLIS
UNIVERSITI MALAYSIA PERLIS DIGITAL SYSTEM I (DKT122) LAB 2: LOGIC GATE QUESTION & ANSWER SHEET REPORT MOHAMAD RIZAL BIN ABDUL REJAB SITI ZARINA BINTI MD NAZIRI & SPECIAL THANKS TO : ZULKIFLI HUSIN MOHAMMAD
Schmitt trigger. V I is converted from a sine wave into a square wave. V O switches between +V SAT SAT and is in phase with V I.
When you have completed this exercise, you will be able to operate a sine wave to square wave converter. You will verify your results with an oscilloscope. Schmitt trigger. V I is converted from a sine
Exercise 3: Ohm s Law Circuit Voltage
Ohm s Law DC Fundamentals Exercise 3: Ohm s Law Circuit Voltage EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine voltage by using Ohm s law. You will verify your
Subject: Analog and Digital Electronics Code:15CS32
Subject: Analog and Digital Electronics Code:15CS32 Syllabus: The Basic Gates : Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. Combinational Logic Circuits:Sum-of-Products
Exercise 2: Ohm s Law Circuit Current
Exercise 2: Circuit Current EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine current by using Ohm s law. You will verify your results with a multimeter. DISCUSSION
Exercise 2: Temperature Measurement
Exercise 2: Temperature Measurement EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain and demonstrate the use of an RTD in a temperature measurement application by using
Exercise 3: Power in a Series/Parallel Circuit
DC Fundamentals Power in DC Circuits Exercise 3: Power in a Series/Parallel Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the power dissipated in a series/
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic
2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.
2 Logic Gates A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. THE INVERTER The inverter (NOT circuit) performs the operation called inversion
Logic Circuit Design
Logic Circuit Design we have studied Truth Tables Logic gates Logic algebra K-maps 1 All these are tools Tools Truth Tables Logic gates Logic algebra K-maps 2 All these are tools Tools Truth Tables Logic
Lab Project #2: Small-Scale Integration Logic Circuits
Lab Project #2: Small-Scale Integration Logic Circuits Duration: 2 weeks Weeks of 1/31/05 2/7/05 1 Objectives The objectives of this laboratory project are to design some simple logic circuits using small-scale
Digital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 4 EX-OR Circuits & Combinational Circuit Design
Exercise 2: Q and Bandwidth of a Series RLC Circuit
Series Resonance AC 2 Fundamentals Exercise 2: Q and Bandwidth of a Series RLC Circuit EXERCISE OBJECTIVE When you have completed this exercise, you will be able to calculate the bandwidth and Q of a series
Exercise 2: Temperature Measurement
Exercise 2: Temperature Measurement EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the use of a thermocouple in temperature measurement applications. DISCUSSION the
EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date:
EXPERIMENT # 4: Combinational Logic Circuits Name: Date: Equipment/Parts Needed: 5V DC Power Supply Digital Trainer (Logic Probe) Breadboard DIP Switch 7400 NAND gate 7402 NOR gate 7404 Inverter 7408 AND
Schmitt Trigger Inputs, Decoders
Schmitt Trigger, Decoders Page 1 Schmitt Trigger Inputs, Decoders TTL Switching In this lab we study the switching of TTL devices. To do that we begin with a source that is unusual for logic circuits,
Experiment # 2 The Voting Machine
Experiment # 2 The Voting Machine 1. Synopsis: In this lab we will build a simple logic circuit of a voting machine using TTL gates using integrated circuits that contain one or more gates packaged inside.
In this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
Name EGR 2131 Lab #2 Logic Gates and Boolean Algebra Objectives Equipment and Components Part 1: Reading Pin Diagrams 7400 (TOP VIEW)
Name EGR 23 Lab #2 Logic Gates and Boolean Algebra Objectives ) Become familiar with common logic-gate chips and their pin numbers. 2) Using breadboarded chips, investigate the behavior of NOT (Inverter),
Exercise 3: Series-Shunt Voltage Gain
Exercise 3: Series-Shunt Voltage Gain When you have completed this exercise, you will be able to calculate and measure series-shunt voltage oscilloscope. Resistor R ef provides series feedback to the input
Lab# 13: Introduction to the Digital Logic
Lab# 13: Introduction to the Digital Logic Revision: October 30, 2007 Print Name: Section: In this lab you will become familiar with Physical and Logical Truth tables. As well as asserted high, asserted
Experiment 5: Basic Digital Logic Circuits
ELEC 2010 Laboratory Manual Experiment 5 In-Lab Procedure Page 1 of 5 Experiment 5: Basic Digital Logic Circuits In-Lab Procedure and Report (30 points) Before starting the procedure, record the table
Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction
Experiment # 3 Combinational Circuits (I) Binary Addition and Subtraction Objectives: 1. To study adder and subtractor circuits using logic gates. 2. To construct and test various adders and subtractor
The collector terminal is common to the input and output signals and is connected to the dc power supply. Common Collector Circuit
Common Collector Circuit When you have completed this exercise, you will be able to determine the dc operating conditions of a common collector (CC) transistor circuit by using a typical CC circuit. You
Odd-Prime Number Detector The table of minterms is represented. Table 13.1
Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1
This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 5 Lecture Title:
When you have completed this exercise, you will be able to determine the ac operating characteristics of
When you have completed this exercise, you will be able to determine the ac operating characteristics of multimeter and an oscilloscope. A sine wave generator connected between the transistor and ground
Exercise 1: AC Waveform Generator Familiarization
Exercise 1: AC Waveform Generator Familiarization EXERCISE OBJECTIVE When you have completed this exercise, you will be able to operate an ac waveform generator by using equipment provided. You will verify
Encoders. Lecture 23 5
-A decoder with enable input can function as a demultiplexer a circuit that receives information from a single line and directs it to one of 2 n possible output lines. The selection of a specific output
Lab 5. Binary Counter
Lab. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC counter Introduction The TA
Lab 2: Combinational Circuits Design
Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,
Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:
Combinational Logic Logic circuits for digital systems may be combinational or sequential. combinational circuit consists of input variables, logic gates, and output variables. 1 nalysis procedure To obtain
Lab 6. Binary Counter
Lab 6. Binary Counter Overview of this Session In this laboratory, you will learn: Continue to use the scope to characterize frequencies How to count in binary How to use an MC14161 or CD40161BE counter
DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3
DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the
Exercise 1: The Rheostat
Potentiometers and Rheostats DC Fundamentals Exercise 1: The Rheostat EXERCISE OBJECTIVE When you have completed this exercise, you will be able to vary current by using a rheostat. You will verify your
Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University
Computer Architecture: Part II First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Combinational Circuits Flips Flops Flops Sequential Circuits 204231: Computer
Exercise 1: Touch and Position Sensing
Exercise 1: Touch and Position Sensing EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe and demonstrate the use of a capacitance sensor as a touch sensor and a position
Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates
Digital Systems Principles and Applications TWELFTH EDITION CHAPTER 3 Describing Logic Circuits Part -2 J. Bernardini 3-3 OR Operation With OR Gates An OR gate is a circuit with two or more inputs, whose
Function Table of an Odd-Parity Generator Circuit
Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as
ELEC 2210 EXPERIMENT 12 NMOS Logic
ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test
ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits
ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits Professor P. Hurst Lecture 5:10p 6:00p TR, Kleiber Hall Lab 2:10p 5:00p F, 2161 Kemper Hall LM741 Operational Amplifier Courtesy
;UsetJand : Llto Record the truth. LAB EXERCISE 6.1 Binary Adders. Materials. Procedure
In this lab' exercise you will learn to implement binary adders. You will learn about the half-adder and the full-adder. I. LAB EXERCISE 6.1 Binary Adders Objectiv~s LD-2 Logic Designer Materials 74L586
Lecture 2: Digital Logic Basis
Lecture 2: Digital Logic Basis Xufeng Kou School of Information Science and Technology ShanghaiTech University 1 Outline Truth Table Basic Logic Operation and Gates Logic Circuits NOR Gates and NAND Gates
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
UNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
EECE 143 Lecture 0: Intro to Digital Laboratory
EECE 143 Lecture 0: Intro to Digital Laboratory Syllabus * Class Notes Laboratory Equipment Experiment 0 * Experiment 1 Introduction Instructor Information: Mr. J. Christopher Perez Room: Haggerty Engineering,
Exercise 1: Power Division
Power in AC Circuits AC 2 Fundamentals Exercise 1: Power Division EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine ac power division among the components of an RLC
Lecture 7: Digital Logic
Lecture 7: Digital Logic Last time we introduced the concept of digital electronics i.e., one identifies a range of voltages with the value, and another range with the value But we didn t specify these
Basic Logic Circuits
Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions
Exercise 1: Series Resonant Circuits
Series Resonance AC 2 Fundamentals Exercise 1: Series Resonant Circuits EXERCISE OBJECTIVE When you have completed this exercise, you will be able to compute the resonant frequency, total current, and
When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp
Op Amp Fundamentals When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp In general, the parameters are interactive. However, in this unit, circuit input
Exercise 2: Parallel RLC Circuits
RLC Circuits AC 2 Fundamentals Exercise 2: Parallel RLC Circuits EXERCSE OBJECTVE When you have completed this exercise, you will be able to analyze parallel RLC circuits by using calculations and measurements.
EXPERIMENT 1 PRELIMINARY MATERIAL
EXPERIMENT 1 PRELIMINARY MATERIAL BREADBOARD A solderless breadboard, like the basic model in Figure 1, consists of a series of square holes, and those columns of holes are connected to each other via
When you have completed this exercise, you will be able to determine ac operating characteristics of a
When you have completed this exercise, you will be able to determine ac operating characteristics of a multimeter and an oscilloscope. A sine wave generator connected between the transistor base and ground
Combinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
Lab #10: Finite State Machine Design
Lab #10: Finite State Machine Design Zack Mattis Lab: 3/2/17 Report: 3/14/17 Partner: Brendan Schuster Purpose In this lab, a finite state machine was designed and fully implemented onto a protoboard utilizing
Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru
Prerequisites Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru Course Title :Digital Electronics Lab I Course Code : 15EC2P Semester : II Course Group
Gates and Circuits 1
1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior
CHAPTER 6 DIGITAL INSTRUMENTS
CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The
Laboratory Manual CS (P) Digital Systems Lab
Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification
Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science
Combinational Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design 2 Combinational logic A combinational circuit
Gates and and Circuits
Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the
Exercise 2: High-Pass Filters
Exercise 2: High-Pass Filters EXERCISE OBJECTIVE When you have completed this exercise, you will be able to calculate and measure the cutoff frequencies oscilloscope. DISCUSSION of inductors, capacitors,
University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 3157 Electrical Engineering Design II Fall 2013
Exercise 1: PWM Modulator University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 3157 Electrical Engineering Design II Fall 2013 Lab 3: Power-System Components and
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC 180A DIGITAL SYSTEMS I Winter 2015 LAB 2: INTRODUCTION TO LAB INSTRUMENTS The purpose of this lab is to introduce the
Revised: Summer 2010
EE 2274 PRE-LAB EXPERIMENT 5 DIODE OR GATE & CLIPPING CIRCUIT COMPLETE PRIOR TO COMING TO LAB Part I: 1. Design a diode, Figure 1 OR gate in which the maximum input current,, Iin is less than 5mA. Show
LSN 3 Logic Gates. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology
LSN 3 Logic Gates Department of Engineering Technology LSN 3 Inverter One input and one output Produces a compliment of the input Negation indicator Truth table Active low output In Out 0 1 1 0 Active
EXPERIMENT 4 CMOS Inverter and Logic Gates
İzmir University of Economics EEE 332 Digital Electronics Lab A. Background EXPERIMENT 4 CMOS Inverter and Logic Gates CMOS (Complementary MOS) technology uses tarnsistors together with transistors to
Lab Report: Digital Logic
Lab Report: Digital Logic Introduction The aim of the Digital Logic Lab was to construct a simple 4-bit Arithmetic Logic Unit (ALU) in order to demonstrate methods of using Boolean Algebra to manipulate
Practical Workbook Logic Design & Switching Theory
Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
Chapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,
Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
Module -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
Experiment # 1 Introduction to Lab Equipment
Experiment # 1 Introduction to Lab Equipment 1. Synopsis: In this introductory lab, we will review the basic concepts of digital logic design and learn how to use the equipment available in the laboratory.
ECE 2300 Digital Logic & Computer Organization
ECE 2300 Digital Logic & Computer Organization Spring 2018 CMOS Logic Lecture 4: 1 NAND Logic Gate X Y (X Y) = NAND Using De Morgan s Law: (X Y) = X +Y X X X +Y = Y Y Also a NAND We can build circuits
EXPERIMENT 5 Basic Digital Logic Circuits
ELEC 2010 Laborator Manual Eperiment 5 PRELAB Page 1 of 8 EXPERIMENT 5 Basic Digital Logic Circuits Introduction The eperiments in this laborator eercise will provide an introduction to digital electronic
Electronics. Digital Electronics
Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital
PRESENTATION OF THE PROJECTX-FINAL LEVEL 1.
Implementation of digital it frequency dividersid PRESENTATION OF THE PROJECTX-FINAL LEVEL 1. Why frequency divider? Motivation widely used in daily life Time counting (electronic clocks, traffic lights,
Lab 2 Revisited Exercise
Lab 2 Revisited Exercise +15V 100k 1K 2N2222 Wire up led display Note the ground leads LED orientation 6.091 IAP 2008 Lecture 3 1 Comparator, Oscillator +5 +15 1k 2 V- 7 6 Vin 3 V+ 4 V o Notice that power
LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.
LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two
E85: Digital Design and Computer Architecture
E85: Digital Design and Computer Architecture Lab 1: Electrical Characteristics of Logic Gates Objective The purpose of this lab is to become comfortable with logic gates as physical objects, to interpret
Chapter 4 Combinational Logic Circuits
Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as
An input resistor suppresses noise and stray pickup developed across the high input impedance of the op amp.
When you have completed this exercise, you will be able to operate a voltage follower using dc voltages. You will verify your results with a multimeter. O I The polarity of V O is identical to the polarity
Exercise 1: Shunt-Series Current Gain
Exercise 1: Shunt-Series Current Gain When you have completed this exercise, you will be able to calculate and measure shunt-series current oscilloscope. Resistor R sh provides shunt feedback to the input
EECS 150 Homework 4 Solutions Fall 2008
Problem 1: You have a 100 MHz clock, and need to generate 3 separate clocks at different frequencies: 20 MHz, 1kHz, and 1Hz. How many flip flops do you need to implement each clock if you use: a) a ring
UNIT E1 (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June hour
Candidate Name GCSE 46/0 Centre Number Candidate Number 0 ELECTRONICS UNIT E (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June 20 hour For s use 46 0000 Total Mark ADDITIONAL MATERIALS Information