Analysis of High-Performance Synchronous- Asynchronous Digital Control for dc-dc Boost Converters
|
|
- Rodger Perry
- 5 years ago
- Views:
Transcription
1 Analysis of High-Performance Synchronous- Asynchronous Digial Conrol for dc-dc Boos Converers S. Saggini ST Microelecronics Indusrial & Power Conversion Division Cornaredo (MI)-Ialy G. Garcea, M. Ghioni DEI Poliecnico of Milano Ialy [garcea, P. Maavelli DIEGM Universiy of Udine Ialy Absrac--- This paper invesigaes he applicaion of a mixed synchronous/asynchronous digial conroller o dc-dc boos converers. The digial conrol synchronously generaes curren and lage ramps by using wo low-resoluion Digial-o-Analog Converers (DACs). Swich urn-on and urn-off are deermined asynchronously by comparing converer sae variables and he digially generaed curren and lage ramps. The conrol feaures high dynamic performance, frequency modulaion during ransiens, no quanizaion effecs, and low-complexiy. In order o evaluae he dynamic performance and o compare he proposed soluion wih convenional analog peak curren-mode conrol, a small signal model of he synchronous/asynchronous modulaion is derived. Even if aimed o an inegraed digial conroller, experimenal invesigaion has been performed using discree componens, implemening he digial conrol in a Field Programmable Gae Array (FPGA) using a hardware descripion language (VHDL). Simulaion and experimenal resuls on 1 W dc-dc boos converer confirm he proposed analysis and shows ha he proposed soluion enables dynamic performance comparable o ha of analog peak curren-mode conrol. I. INTRODUCTION Inegraed digial conrollers for Swich-Mode Power Supplies (SMPS) are gaining growing ineres, since when i has been shown he feasibiliy and advanages of digial conroller ICs specifically developed for high-frequency swiching converers [1-8]. Indeed, inegraed digial conrollers for SMPS poenially offer some ineresing advanages compared o heir analog counerpars, due o heir immuniy o componen variaions, abiliy o implemen sophisicaed conrol schemes and sysem diagnosics and, from he inegraed design poin of view, faser design process, ease of inegraion wih oher digial sysems, and sraighforward scaling wih he advances in fabricaion echnologies. One of he main limiing facors for he use of IC digial conrollers in SMPS is he achievemen of performances comparable o hose of analog conrollers in presence of non-idealiies such as conrol delays and quanizaion effecs. Thus, one of he major needs in digial conrol for SMPS is he developmen of simple digial or mixed-signal conrol archiecures wih reduced silicon area requiremens, which ensure dynamic performance comparable o analog conrollers. Mos of he digial conrollers developed up o now [1-8] are based on a convenional archiecure where Analog-o- Digial Converers (ADCs) are used o digialize he converer sae variables and a digial conrol algorihm deermines he duy-cycle, which drives he Digial Pulse Widh Modulaor (DPWM). In order o limi he complexiy of he digial conroller, low resoluion ADCs and DPWM are usually needed [], which unforunaely enhance undesirable quanizaion effecs and limi cycle oscillaions. For his reason, he developmen of alernaive digial (or mixedsignal) conrol archiecures, which overcome he limiaions of convenional soluions, is a challenging fuure rend in SMPS conrol field. One effecive soluion in his direcion has been proposed in [9] for Volage Regulaion Modules (VRM). The conrol archiecure is based on DACs wih low resoluion and on a combinaion of curren programming and variable frequency operaion. However, invesigaion in [9] does no clearly address he dynamic properies especially wih converers having righ-half plane zeros in he ransfer funcion beween he duy-cycle and oupu lage, such as he boos converers. This paper proposes he invesigaion of mixed synchronous/asynchronous digial conroller [9] o dc-dc boos converers. The digial conrol synchronously generaes curren and lage ramps by using wo low-resoluion Digial-o-Analog Converers (DACs). Swich urn-on and urn-off are deermined asynchronously by he comparison beween converer sae variables and he digially generaed curren and lage ramps. An ineresing resul of his paper is he verificaion ha he combinaion of synchronous/asynchronous conrol enables high dynamic performances, pracically comparable o hose obainable wih convenional analog peak curren-mode conrol. A small signal model of he proposed modulaion has been derived and used for he analysis of he dynamic properies and for he derivaion of conroller design. Simulaion and experimenal resuls confirm he proposed analysis.
2 II. BASICS OF SYNCHRONOUS-ASYNCHRONOUS DIGITAL CONTROL L D i o Fig. 1 shows he basic scheme of he synchronousasynchronous digial conrol applied o dc-dc boos converers. We recall [9] haich urn-on and urn-off are deermined by he logic signal Comp V and Comp I. When inducor or swich curren exceeds he erence signal generaed by DACI, he swich is urned off similarly o peak curren-mode conrol. When he oupu lage is lower han he erence signal generaed by DACV, he swich is urned on. While he swich urn-on and urn-off is deermined asynchronously by he comparaor saus, he digially generaed ramps are synchronous wih sysem clock. Signal generaed by DACI includes a peak curren level and a curren ramp wih negaive slope (-s I ), which ensures he absence of sub-harmonic oscillaions for duy-cycle greaer ha.5. Signal generaed by DACV includes a consan erence lage, which is in pracice generaed ouside he DACV in order o opimize DAC resoluion, and a variable boom level of he lage ramp on which a lage ramp wih posiive slope ( ) is superimposed. Main conrol waveforms in seady-sae condiions are repored in Fig., where he DAC oupus are slighly filered. As any convenional digial conrol archiecure, which requires some analog componens for he ADC, he scheme of Fig. 1 includes some analog blocks (wo low-resoluion DACs and wo comparaors), which are however very simple, no accurae and require a small silicon area for is IC implemenaion. Thus, he digial conrol archiecure is very effecive from he IC poin of view. For he purpose of explanaion, curren and lage slopes are approximaed wih consan values, s I and, respecively. Moreover comparaors and swich on/off propagaion delays are here negleced. Under seady-sae condiions, he average inducor curren I L and he average oupu lage are given by: Tsw IL = I pk si D Tsw Vin D (1) L Vo Vo Vm sv Tsw () where capial leers indicae seady-sae values, T sw is he seady-sae swiching period, D is he seady-sae duy cycle and Vm = sv Tsw, being T sw he erence swiching period. Equaion () indicaes ha seady-sae oupu lage is regulaed by he swiching period T sw. Insead, (1) indicaes haiching period T sw can be conrolled by varying he peak curren I pk, since I L and D are consan for a given load condiion. In pracice, he combinaion of DACV, CompV and he digial conroller ac as an equivalen ADC ha convers he lage error ε = ( v V ) ino a swiching period error o o ε sw = ( sw Tsw ). The sampled error lage ε s is hen obained by muliplying he swiching period error by he Comp I i S ε s v in - reg T (z) G RI DACI driver Q logic s I DACV lage slope. Regulaion of he swiching period is performed by conrolling he peak curren wih a Proporional-Inegral (PI) conrol (reg T (z)) on he sampled lage error ε s. In some insances, he boom level of he lage ramp may be kep consan (swiches in posiion in Fig. 1), i.e. =V m ; his operaing mode is denoed Case A. In oher cases, is modulaed in order o rack he oupu lage variaions. This may be needed, for example, if he lage slope is very small so as o aid converer sauraion during ransien condiions. A possible soluion o conrol is o impose a deadbea regulaion on he swiching period, as depiced in Fig. 3. Once he swiching period is measured, he nex lage ramp ampliude is se so as o cancel he swiching period error in he following swiching cycle. Thus, looking a Fig. 3, a conrol algorihm is derived, based on sampled variables a insan k, so as o impose (k1)=t sw, i.e.: vm( = Vm vm( vm( k 1) = vm( sv Digial conroller G RV Comp V T clk Conroller inegraion G RI - curren ramp generaion G RV -lageramp generaion G sw - evaluaion of Fig. 1 Block diagram of conrol archiecure applied o dc-dc boos converers: when is zero, when is conrolled using (3) [ T ( ] Equaion (3) ensures ha racks oupu lage error based on a predicive conrol on he swiching period ; his S z-1 V m ε sw T sw sw sw G sw C (3) - asynchronous synchronous
3 operaing mode is denoed Case B. In order o undersand he effec of (3) on he closed-loop conrol, he relaion beween he sampled oupu lage error ε s = ε ( k ) and he swiching period is derived. Looking a Fig.3, we can wrie: vm ( ε ( k 1) = sv sw( () where ε ( = Vo (. By rearranging (3) and (), he swiching period can be expressed as: 1 sw( = Tsw [ ε( k 1) ε( ] (5) sv Thus, for a given consan oupu lage error ε, he swiching period error goes o zero in one sample delay, as expeced by he predicive conrol. The main drawback is ha (5) is a derivaive acion beween he oupu lage error ε and he swiching period variaion. Thus, if he inpu of regulaor reg T (z) is he swiching period error ε sw, a double inegraor is required for ensuring zero seady-sae error. In order o aid more complex regulaor srucure respec o a convenional Proporional-Inegral (PI) conrol, is used as he inpu of he regulaor reg T (z), as repored in Fig. 1 (swiches in posiion ). In fac, rearranging (3) and (), we have: vm ( = ε ( (6) and, is he sampling of he oupu lage error ε. Comp V i S -s I Comp i (k1) V o (k1) (k1) k k1 k Fig. 3 Basic waveforms of predicive conrol on III. SMALL-SIGNAL MODEL A precise small-signal model of he conrol scheme of Fig. 1 is very complex, since i includes analog and digial conrol variables, synchronous and asynchronous evens and variable frequency conrol updae. Insead of very complex models, which handle analog and digial conrol wih variable sampling frequency, a se of approximaions has been used in order o provide a simple coninuous-ime model which represens sysem dynamics well below half of he swiching frequency. More precise and complex models are beyond he scope of his paper. Linearizaion of he synchronous/asynchronous modulaor is performed using he resuls obained in peak curren-mode modeling [1]. Among differen approaches available in lieraure [1]-[1], he mehodology proposed in [1], where he geomeric derivaion of he duy-cycle has been derived using waveforms in ransien condiions, has been here adoped. Following Fig., he average inducor curren over a swiching period is hen expressed as: 1 1 ' = ipk si δ sw son δ sw soff δ sw (7) ' where δ = on sw, δ = 1 δ, son = vin L and soff = ( vin ) L. Large signal averaging (7) has been performed in he analog domain so ha is linearized version can be inerfaced wih convenional ime-averaged smallsignal model of dc-dc boos converers. Represenaion of (7) in he discree domain would require he complex discreizaion of he dc-dc converer ransfer funcions under variable sampling imes. Assuming ha each variable x is composed by a seady-sae value X and a small signal perurbaion xˆ (i.e. x = X xˆ ), linearizaion of (7) yields o he following expression: where ( iˆ pk iˆ L ) K f ˆ sw K vˆ o Kvin vˆ in ˆ δ = (8) Q driver signal 1 = (9.a) sitsw Fig. Curren and lage waveforms under seady-sae condiions
4 k k1 s on k on k1 s I s off (k1) (k1) Fig. Theoreical curren and lage waveforms under ransien condiions V K = in f D si L (9.b) ' D D Kvin = Tsw (9.c) L ' D K = Tsw (9.d) L The resuling small-signal model is repored in Fig.5, where boh he case when is consan, denoed case A, and he case when is conrolled using (3), denoed case B, are shown. In Fig. 5, he separaion beween coninuous-ime and discree-ime domain is based on he asynchronous and synchronous conribuions, respecively. More precisely, he asynchronous par of he modulaor, which imposes swich urn-on and urn-off based on he analog inersecions of lage and curren ramps and wih he converer sae variables, is repored in he coninuous domain. The synchronous par, insead, is repored in he discree domain, inerfaced wih he analog model using an ADC and DACs. In order o compare conroller performance and o design he coefficiens of regulaor reg T (z), he ransfer funcion G(s) beween and has been derived. For case A, G A (s) is: GA( s) = (1) 1 1 Fi1 H 1 ( K K f sv ) 1 3 GH ia where GH ia (s) is he curren loop gain and H(s) includes he sampling effec of he peak-curren mode modulaor [11]. Insead, for case B, (1) becomes GB = (11) 1 1 Fi1 H 1 ( K stswk f sv ) 1 3 GH ib where he derivaive acion (5) has been represened in he equivalen coninuous-ime domain. The validiy of (1) and (11) has been verified using imedomain simulaions, where a small-signal sinusoidal perurbaion has been imposed on he peak curren and he ampliude and phase of he resuling sinusoidal perurbaion on he oupu lage has been measured. The converer values are hose repored in he simulaion resuls secion. Fig. 6 repors he ransfer funcion beween he peak curren and he sampled oupu lage ε s for case A and B respecively (solid lines). The comparison wih he resuls compued by numerical simulaions (indicaed wih o ) shows ha he model is quie accurae, wih small discrepancies for frequencies approaching 1/ of he swiching frequency. I is worh noing ha he modulaion of (case B) has a bigger phase shif and hus a slighly less damped response is expeced. Even if approximaed, we found his model accurae enough for sabiliy analysis and design of regulaor coefficiens. For regulaor coefficien design and for he derivaion of Fig. 6, he ransfer funcion seen by regulaor reg T (i.e. he ransfer funcion beween he peak curren and he sampled oupu lage ε s ) is simply obained by sampling ransfer funcion (1) and (11), since in boh cases A and B he inpu of reg T is a sampled version of he oupu lage. In order o accoun for he sampling process, a simple phase delay of ωt sw / has been added o (1) and (11). As far as he quanizaion effecs are concerned, i worh o poin ou ha he signals and generaed by DACs are quanized. Moreover, he measured swiching period of he converer is quanized as well, being an ineger muliple of he clock period [9]. However, hanks o he use of he digial curren ramp, he average inducor curren can be coninuously varied by modulaing he delay beween he asynchronous swich-on command and he synchronous sar of. As repored in [13], his siuaion ensures ha any sae-sae load curren and lage can be heoreically supplied wihou incurring in limi cycles condiions. In order o aid also he presence of limi cycles enhanced by he digial regulaor reg T (z), he lage slope mus be properly designed. More precisely, lower value of lage slope reduces he possibiliy of limi cycle oscillaions caused by he digial regulaor, since he effecive resoluion in he A/D conversion of he error lage is increased and he digial conroller gain of is reduced. These wo condiions increase he immuniy of he sysem from limi cycles, as shown in [3] and [1].
5 Frequency modulaion effecs K F δδ δδ δ1 δ 1 K F m DAC ε s s v reg T (z) ADC K vin vin in H io i o /(z-1) sw boos small-signal model F v1 F v F v3 F i1 F i F i3 v m DAC 1/ resuls are repored in Fig. 8. Noe ha in his case he dynamic response is quie similar, bu he swiching period variaion is now he derivaive of he oupu lage variaion, as prediced in (5). A closer comparison beween Fig. 7 and 8 is repored in Fig. 9. Noe ha he frequency modulaion is much smaller for case B and he sysem response has a small overshoo no presen in case A. This is also consisen wih Fig. 6 due o he higher delay of case B a he crossover frequency. [V] [A] R v Fig. 5 Small signal model of he synchronous/asynchronous modulaor IV. SIMULATION RESULTS Conrol algorihm has been iniially esed by simulaion ools so as o verify he performed heoreical analysis. The converer parameer are: V in = V, =8 V, L=8 µh, C=1 µf, f sw = khz, P onominal =1 W, f clk = MHz. Coefficien of lage loop regulaor reg T has been designed so as o ensure a bandwidh of 16 khz and a phase margin of 6. Fig. 7 repors he load sep variaions (R o = 5 Ω 5 Ω 5 Ω ) for case A. Noe ha he proposed sysem gives good dynamic performance wih damping and ime response which well agree wih regulaor design. Moreover, he swiching period variaion is proporional o he oupu lage error, as expeced by (). Using he same regulaor parameers, we have esed also case B and he [db] [deg] Magniude Frequency [Hz] Phase F sw /3 Frequency [Hz] Fig. 6 Verificaion of he proposed small-signal model (dos o indicae imedomain simulaions): case A and B, ransfer funcion beween and ε s [µs] 6 5 Time [µs] Fig. 7 Load sep changes (R o = 5 Ω 5 Ω 5 Ω ) wih he proposed scheme Case A. [V] [A] [µs] R v Time [µs] Fig. 8 Load sep changes (R o = 5 Ω 5 Ω 5 Ω ) wih he proposed scheme Case B.,
6 [V] sw 7 [A] [µs] 6 sw Time [µs] Fig. 9 Load sep changes (Ro = 5 Ω 5 Ω 5 Ω ) wih he proposed scheme: Case A and B V. EXPERIMENTAL RESULTS For he experimenal verificaion a boos converer has been realized wih he following parameers: Vin= V, Vo=8 V, L=8 µh, C=1 µf, fsw= khz, Ponominal=1 W, fclk=8 MHz. Two DACs has been used and he digial conrol has been implemened in an FPGA by Alera, specifically he EP1C device, a member of Cyclone family. For he experimenal invesigaion, only case A has been esed. Fig. 1 repors he dynamic behavior of he digial conrol under small sep changes (Ro = 75 Ω 5 Ω 75 Ω ). The ransien is fas and well damped, wihou limi cycle oscillaions afer he load sep changes. For comparison, we have implemened an analog conrol wih peak curren-mode conrol, having a lage-loop bandwidh of 16 khz and a swiching frequency equal o khz. Fig. 11 shows he resuls obained using he same condiions of Fig. 1. Noe ha he dynamic behavior is quie similar, showing ha he proposed digial soluion gives dynamic performance comparable o ha of he sae-of-he-ar of analog conrollers a leas under small-signal assumpions. Insead, wih large-signal sep-up load variaions we expec our soluion o have a slighly higher dynamic response hanks o he frequency modulaion. This is also eviden by looking a Figure 1 and 13, which repor a bigger load sep change (Ro = 75 Ω 5 Ω ) using he proposed digial conrol (Fig. 1) and he analog conrol (Fig. 13). Of course, he opposie properies are expeced under large-signal sep-down load variaions, here no repored due o severe DCM operaion. Finally, i is worh noing ha he proposed soluion behaves very well in spie of a significan hyseresis band in he wo comparaors and a large delay in our Mosfe driver (5 ns), as repored in Fig. 1. Fig. 1 Load sep changes (Ro = 75 Ω 5 Ω 75 Ω ) wih he proposed scheme (vo.5v/div, -1A/div,, SW -.5 µ/div) Fig. 11 Load sep changes (Ro = 75 Ω 5 Ω 75 Ω ) wih analog peak curren-mode conrol (vo.5v/div, -1A/div) sw Fig. 1 Load sep change (Ro = 75 Ω 5) wih he proposed scheme (vo /div, -A/div,, SW -1.5 µ/div)
7 REFERENCES Fig. 13 Load sep change (R o = 75Ω 5Ω) wih analog peak curren-mode conrol (v O V/div, -A/div) i S R v Fig. 1 (op) oupu lage and digially generaed lage ramp R v (R v,v O V /div) and (boom) swich curren i S and digially generaed curren ramp (, A/div) in seady-sae condiions [1] B.J. Paella, A. Prodic, A. Zirger, D. Maksimović, High-frequency Digial Conroller IC for dc/dc Converers, IEEE Trans. on Power Elecronics, Vol. 18, No. 1, January 3, pp [] J. Xiao, A.V. Peerchev, S.R. Sanders, Archiecure and IC implemenaion of a digial VRM conroller, IEEE Trans. on Power Elecronics, Vol. 18, No. 1, January 3, pp [3] A.V. Peerchev, S.R. Sanders, Quanizaion resoluion and limi cycling in digially conrolled PWM converers, IEEE Trans. on Power Elecronics, Vol. 18, No. 1, January 3, pp [] A. Prodic, D. Maksimovic, R.W. Erickson Design and implemenaion of a digial PWM conroller for a high-frequency swiching dc-dc power converer, IEEE IECON 1, 1, pp [5] F. Kurokawa, T. Sao, H. Masuo, H. Eo, Oupu characerisics of DC- DC converer wih DSP conrol h Annual Inernaional Telecommunicaions Energy Conference,, (INTELEC ), pp: 1-6. [6] C. Kranz, Complee Digial Conrol Mehod for PWM dc-dc Boos Converer IEEE Power Elecronics Conference 3 (PESC 3), Acapulco, Mexico, June 3. [7] J. Chen, A. Prodic, R. W. Erickson and D. Maksimovic, Predicive digial curren programmed conrol, IEEE Trans. on Power Elecronics, Vol. 18, No. 1, pp. 1-19, January 3 [8] Huliehel, F.; Ben-Yaakov, S, Low-frequency sampled-daa models of swiched mode DC-DC converers, IEEE Transacions on Power Elecronics, Vol. 6, No. 1, Jan. 1991, pp [9] S. Saggini, M. Ghioni, A. Geraci, An innovaive digial conrol archiecure for low-lage, high-curren dc-dc converers wih igh lage regulaion IEEE Trans. on Power Elecronics, l. 19, January, pp [1] R. W. Erickson and D. Maksimovic, Fundamenals of Power Elecronics, nd Ediion, Kluwer Academic Publishers, 1. [11] Ridley R.B. A new coninuous-ime model for curren-mode conrol IEEE Trans. on Power Elecronics, Vol. 6, No., pp. 71-8, April [1] D. Perreaul, G.C. Verghese, Time-Varying Effecs and averaging issues in models for curren-mode conrol, IEEE Trans. on Power Elecronics, Vol. 1, No. 3, May 1997, pp , May [13] G. Garcea, S. Saggini, C. Pora, A. Geraci, M. Ghioni An innovaive Digial Conroller for VRM Applicaion wih negligible quanizaion effecs Power Elecronics Technology Conf., Chicago, November,. [1] Hao Peng, D Maksimovic, A. Prodic, E. Alarcon, Modeling of quanizaion effecs in digially conrolled DC-DC converers, Power Elecronics Specialiss Conference (PESC ), June -5,, pp VI. CONCLUSIONS This paper has invesigaed a mixed synchronous/asynchronous digial conroller applied o dc-dc boos converers. I has been shown ha he combinaion of digially conrolled lage and curren ramps and asynchronous swich urn-on and urn-off enable highdynamic performance while keeping low conrol complexiy. An approximaed small-signal model synchronous/asynchronous digial conroller has been also derived and used for dynamic performance evaluaion. Simulaion and experimenal resuls have verified he dynamic performance achievable by he proposed soluion for dc-dc boos converers, showing ha he overall conrol performance is comparable o ha obainable wih analog peak currenmode conrol.
Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib
5h Inernaional Conference on Environmen, Maerials, Chemisry and Power Elecronics (EMCPE 016 Pulse Train Conrolled PCCM Buck-Boos Converer Ming Qina, Fangfang ib School of Elecrical Engineering, Zhengzhou
More informationComparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers
Comparaive Analysis of he arge and Small Signal Responses of "AC inducor" and "DC inducor" Based Chargers Ilya Zelser, Suden Member, IEEE and Sam Ben-Yaakov, Member, IEEE Absrac Two approaches of operaing
More information7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,
7 h Inernaional Conference on DEVEOPMENT AND APPICATION SYSTEMS S u c e a v a, o m a n i a, M a y 27 29, 2 0 0 4 THEE-PHASE AC CHOPPE WITH IGBT s Ovidiu USAU 1, Mihai UCANU, Crisian AGHION, iviu TIGAEU
More informationECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)
ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114
More informationFROM ANALOG TO DIGITAL
FROM ANALOG TO DIGITAL OBJECTIVES The objecives of his lecure are o: Inroduce sampling, he Nyquis Limi (Shannon s Sampling Theorem) and represenaion of signals in he frequency domain Inroduce basic conceps
More informationLecture 5: DC-DC Conversion
1 / 31 Lecure 5: DC-DC Conversion ELEC-E845 Elecric Drives (5 ECTS) Mikko Rouimo (lecurer), Marko Hinkkanen (slides) Auumn 217 2 / 31 Learning Oucomes Afer his lecure and exercises you will be able o:
More informationChapter 1: Introduction
Second ediion ober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder.. Inroducion o power processing.. Some applicaions of power elecronics.3. Elemens of power elecronics Summary of he course.
More informationEE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling
EE 330 Lecure 24 Amplificaion wih Transisor Circuis Small Signal Modelling Review from las ime Area Comparison beween BJT and MOSFET BJT Area = 3600 l 2 n-channel MOSFET Area = 168 l 2 Area Raio = 21:1
More informationInvestigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method
Invesigaion and Simulaion Model Resuls of High Densiy Wireless Power Harvesing and Transfer Mehod Jaber A. Abu Qahouq, Senior Member, IEEE, and Zhigang Dang The Universiy of Alabama Deparmen of Elecrical
More informationTable of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)
Table of Conens 3.0 SMPS Topologies 3.1 Basic Componens 3.2 Buck (Sep Down) 3.3 Boos (Sep Up) 3.4 nverer (Buck/Boos) 3.5 Flyback Converer 3.6 Curren Boosed Boos 3.7 Curren Boosed Buck 3.8 Forward Converer
More informationPhase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c
Inernaional Symposium on Mechanical Engineering and Maerial Science (ISMEMS 016 Phase-Shifing Conrol of Double Pulse in Harmonic Eliminaion Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi i1, c
More informationMODELING OF CROSS-REGULATION IN MULTIPLE-OUTPUT FLYBACK CONVERTERS
MODELING OF CROSS-REGULATION IN MULTIPLE-OUTPUT FLYBACK CONVERTERS Dragan Maksimovićand Rober Erickson Colorado Power Elecronics Cener Deparmen of Elecrical and Compuer Engineering Universiy of Colorado,
More informationPower losses in pulsed voltage source inverters/rectifiers with sinusoidal currents
ree-wheeling diode Turn-off power dissipaion: off/d = f s * E off/d (v d, i LL, T j/d ) orward power dissipaion: fw/t = 1 T T 1 v () i () d Neglecing he load curren ripple will resul in: fw/d = i Lavg
More informationLECTURE 1 CMOS PHASE LOCKED LOOPS
Lecure 01 (8/9/18) Page 1-1 Objecive LECTURE 1 CMOS PHASE LOCKED LOOPS OVERVIEW Undersand he principles and applicaions of phase locked loops using inegraed circui echnology wih emphasis on CMOS echnology.
More informationA Coupled Inductor Hybrid Quadratic Boost Inverter for DC Microgrid Application
A Coupled Inducor Hybrid Quadraic Boos Inverer for DC Microgrid Applicaion Anish Ahmad, R. K. Singh, and R. Mahany Deparmen of Elecrical Engineering, Indian Insiue of Technology (Banaras Hindu Universiy),Varanasi,India.
More informationP. Bruschi: Project guidelines PSM Project guidelines.
Projec guidelines. 1. Rules for he execuion of he projecs Projecs are opional. Their aim is o improve he sudens knowledge of he basic full-cusom design flow. The final score of he exam is no affeced by
More informationCommunication Systems. Department of Electronics and Electrical Engineering
COMM 704: Communicaion Lecure : Analog Mulipliers Dr Mohamed Abd El Ghany Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg nroducion Nonlinear operaions on coninuous-valued analog signals are ofen
More informationA ZVS Integrated Single-Input-Dual-Output DC/DC Converter for High Step-up Applications
A ZS Inegraed Single-Inpu-Dual-Oupu / Converer for High Sep-up Applicaions Ming Shang, Suden Member, IEEE, Haoyu Wang, Member, IEEE School of Informaion Science and Technology ShanghaiTech Universiy Shanghai,
More informationControl and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters
Conrol and Proecion Sraegies for Marix Converers Dr. Olaf Simon, Siemens AG, A&D SD E 6, Erlangen Manfred Bruckmann, Siemens AG, A&D SD E 6, Erlangen Conrol and Proecion Sraegies for Marix Converers To
More informationA Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method
A Bidirecional Three-Phase Push-Pull Converer Wih Dual Asymmeral PWM Mehod Minho Kwon, Junsung Par, Sewan Choi, IEEE Senior Member Deparmen of Elecral and Informaion Engineering Seoul Naional Universiy
More informationECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009
ECMA-373 2 nd Ediion / June 2012 Near Field Communicaion Wired Inerface (NFC-WI) Reference number ECMA-123:2009 Ecma Inernaional 2009 COPYRIGHT PROTECTED DOCUMENT Ecma Inernaional 2012 Conens Page 1 Scope...
More informationAn Open-Loop Class-D Audio Amplifier with Increased Low-Distortion Output Power and PVT-Insensitive EMI Reduction
Paper 8-6 An Open-Loop Class-D Audio Amplifier wih Increased Low-Disorion Oupu Power and PVT-Insensiive EMI Reducion Shih-Hsiung Chien 1, Li-Te Wu 2, Ssu-Ying Chen 2, Ren-Dau Jan 2, Min-Yung Shih 2, Ching-Tzung
More informationProceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017
on Mechanical, Elecrical and Medical Inelligen Sysem 7 Consan On-ime Conrolled Four-phase Buck Converer via Saw-oohwave Circui and is Elemen Sensiiviy Yi Xiong a, Koyo Asaishi b, Nasuko Miki c, Yifei Sun
More informationSignal Characteristics
Signal Characerisics Analog Signals Analog signals are always coninuous (here are no ime gaps). The signal is of infinie resoluion. Discree Time Signals SignalCharacerisics.docx 8/28/08 10:41 AM Page 1
More informationFamily of Single-Inductor Multi-Output DC-DC Converters
PEDS009 Family of Single-Inducor Muli-Oupu DC-DC Converers Ray-ee in Naional Cheng Kung Universiy No., a-hseuh Road ainan Ciy, aiwan rayleelin@ee.ncku.edu.w Chi-Rung Pan Naional Cheng Kung Universiy No.,
More informationMultiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability
Muliple Load-Source Inegraion in a Mulilevel Modular Capacior Clamped DC-DC Converer Feauring Faul Toleran Capabiliy Faisal H. Khan, Leon M. Tolber The Universiy of Tennessee Elecrical and Compuer Engineering
More informationA Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor
90 Journal of Power Elecronics, Vol. 5, No. 3, July 005 JPE 5-3-3 A Conrol Technique for 0Hz DC Oupu Ripple-Volage Suppression Using BIFRED wih a Small-Sized Energy Sorage Capacior Jung-Bum Kim, Nam-Ju
More informationMemorandum on Impulse Winding Tester
Memorandum on Impulse Winding Teser. Esimaion of Inducance by Impulse Response When he volage response is observed afer connecing an elecric charge sored up in he capaciy C o he coil L (including he inside
More informationGaN-HEMT Dynamic ON-state Resistance characterisation and Modelling
GaN-HEMT Dynamic ON-sae Resisance characerisaion and Modelling Ke Li, Paul Evans, Mark Johnson Power Elecronics, Machine and Conrol group Universiy of Noingham, UK Email: ke.li@noingham.ac.uk, paul.evans@noingham.ac.uk,
More informationORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF
www.addmek.com DESCRIPTI is a PWM power ED driver IC. The driving curren from few milliamps up o 1.5A. I allows high brighness power ED operaing a high efficiency from 4Vdc o 40Vdc. Up o 200KHz exernal
More informationEXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK
EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK INTRODUCTION: Much of daa communicaions is concerned wih sending digial informaion hrough sysems ha normally only pass analog signals. A elephone line is such
More informationAnalysis ofthe Effects ofduty Cycle Constraints in Multiple-Input Converters for Photovoltaic Applications
Analysis ofhe Effecs ofduy Cycle Consrains in Muliple-Inpu Converers for Phoovolaic Applicaions Junseok Song and Alexis Kwasinski Deparmen ofelecrical and Compuer Engineering The Universiy oftexas a Ausin
More information= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.
Inroducion Oupu Volage ipple in Sep-Down and Sep-Up Swiching egulaors Oupu volage ripple is always an imporan performance parameer wih DC-DC converers. For inducor-based swiching regulaors, several key
More informationISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8
ISSCC 27 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 29.8 A 3GHz Swiching DC-DC Converer Using Clock- Tree Charge-Recycling in 9nm CMOS wih Inegraed Oupu Filer Mehdi Alimadadi, Samad Sheikhaei,
More informationANALOG AND DIGITAL SIGNAL PROCESSING LABORATORY EXPERIMENTS : CHAPTER 3
Laboraory # Chap 3 Objecives Linear Sysem Response: general case Undersand he difference and he relaionship beween a sep and impulse response. Deermine he limis of validiy of an approximaed impulse response.
More information4.5 Biasing in BJT Amplifier Circuits
4/5/011 secion 4_5 Biasing in MOS Amplifier Circuis 1/ 4.5 Biasing in BJT Amplifier Circuis eading Assignmen: 8086 Now le s examine how we C bias MOSFETs amplifiers! f we don bias properly, disorion can
More informationDevelopment of Pulse Width Modulation LED drive
ISSN 23069392, Inernaional Journal of Technology People Developing, Vol. 2, No. 3, DEC. 2012 Developmen of Pulse Widh Modulaion LED drive YuanPiao. Lee 1 ShihKuen. Changchien 2 ChainKuo Technology Universiy,
More informationA Novel Concept for Transformer Volt Second Balancing of a VIENNA Rectifier III Based on Direct Magnetizing Current Measurement
A Novel Concep for ransformer Vol Second Balancing of a VIENNA Recifier III Based on Direc Magneizing Curren Measuremen Franz Sögerer Johann W. Kolar Uwe Drofenik echnical Universiy Vienna Dep. of Elecrical
More informationChapter 2 Introduction: From Phase-Locked Loop to Costas Loop
Chaper 2 Inroducion: From Phase-Locked Loop o Cosas Loop The Cosas loop can be considered an exended version of he phase-locked loop (PLL). The PLL has been invened in 932 by French engineer Henri de Belleszice
More informationA WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS
A WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS Kalle Rui, Mauri Honanen, Michael Hall, Timo Korhonen, Veio Porra Insiue of Radio Communicaions, Helsini Universiy of Technology
More informationDevelopment of Temporary Ground Wire Detection Device
Inernaional Journal of Smar Grid and Clean Energy Developmen of Temporary Ground Wire Deecion Device Jing Jiang* and Tao Yu a Elecric Power College, Souh China Universiy of Technology, Guangzhou 5164,
More informationVOLTAGE DOUBLER BOOST RECTIFIER BASED ON THREE-STATE SWITCHING CELL FOR UPS APPLICATIONS
VOLTAGE DOUBLER BOOST RECTIFIER BASED ON THREE-STATE SWITCHING CELL FOR UPS APPLICATIONS Raphael A. da Câmara, Ranoyca N. A. L. Silva, Gusavo A. L. Henn, Paulo P. Praça, Cícero M. T. Cruz, René P. Torrico-Bascopé
More informationDesign And Implementation Of Multiple Output Switch Mode Power Supply
Inernaional Journal of Engineering Trends and Technology (IJETT) Volume Issue 0-Oc 0 Design And Implemenaion Of Muliple Oupu Swich Mode Power Supply Ami, Dr. Manoj Kumar Suden of final year B.Tech. E.C.E.,
More information10. The Series Resistor and Inductor Circuit
Elecronicsab.nb 1. he Series esisor and Inducor Circui Inroducion he las laboraory involved a resisor, and capacior, C in series wih a baery swich on or off. I was simpler, as a pracical maer, o replace
More informationDouble Tangent Sampling Method for Sinusoidal Pulse Width Modulation
Compuaional and Applied Mahemaics Journal 2018; 4(1): 8-14 hp://www.aasci.org/journal/camj ISS: 2381-1218 (Prin); ISS: 2381-1226 (Online) Double Tangen Sampling Mehod for Sinusoidal Pulse Widh Modulaion
More informationChapter 14: Bandpass Digital Transmission. A. Bruce Carlson Paul B. Crilly 2010 The McGraw-Hill Companies
Communicaion Sysems, 5e Chaper 4: Bandpass Digial Transmission A. Bruce Carlson Paul B. Crilly The McGraw-Hill Companies Chaper 4: Bandpass Digial Transmission Digial CW modulaion Coheren binary sysems
More informationHF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems
1 HF Transformer Based Grid-Conneced Inverer Topology for Phoovolaic Sysems Abhiji Kulkarni and Vinod John Deparmen of Elecrical Engineering, IISc Bangalore, India. (abhijik@ee.iisc.erne.in, vjohn@ee.iisc.erne.in)
More informationLinear PFC regulator for LED lighting with the multi-level structure and low voltage MOSFETs.
Linear PFC regulaor for lighing wih he muli-level srucure and low volage MOSFETs. Yuichi Noge Nagaoka Universiy of Technology Niigaa, Japan noge@sn.nagaokau.ac.jp Jun-ichi Ioh Nagaoka Universiy of Technology
More informationEXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER
EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER INTRODUCTION: Being able o ransmi a radio frequency carrier across space is of no use unless we can place informaion or inelligence upon i. This las ransmier
More information4 20mA Interface-IC AM462 for industrial µ-processor applications
Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha
More informationPrimary Side Control SMPS with Integrated MOSFET
General Descripion GG64 is a primary side conrol SMPS wih an inegraed MOSFET. I feaures programmable cable drop compensaion and a peak curren compensaion funcion, PFM echnology, and a CV/CC conrol loop
More informationAn Improved Zero-Voltage-Transition Technique in a Single-Phase Active Power Factor Correction Circuit
An Improved Zero-lage-Transiion Technique in a Single-Phase Acive Power Facor Correcion Circui Suriya Kaewarsa School of Elecrical Engineering, Rajamangala Universiy of Technology Isan Sakon Nakhon Campus,
More informationAuto-Tuning of PID Controllers via Extremum Seeking
25 American Conrol Conference June 8-, 25. Porland, OR, USA ThA7.2 Auo-Tuning of PID Conrollers via Exremum Seeking Nick illingsworh* and Miroslav rsić Deparmen of Mechanical and Aerospace Engineering
More informationIntegrated Forward Half-Bridge Resonant Inverter as a High-Power-Factor Electronic Ballast
Inegraed Forward Half-Bridge Resonan Inverer as a High-Power-Facor Elecronic Ballas Absrac.- A novel single-sage high-power-facor elecronic ballas obained from he inegraion of a forward dc-o-dc converer
More informationThree-Phase Isolated High-Power-Factor Rectifier Using Soft-Switched Two-Switch Forward Converter
Three-Phase Isolaed High-Power-Facor Recifier Using Sof-Swiched Two-Swich Forward Converer Yungaek Jang, David L. Dillman, and Milan M. Jovanović Power Elecronics Laboraory Dela Producs Corporaion P.O.
More informationPower Control of Resonant Converter MPPT by Pulse Density Modulation
Power Conrol of Resonan Converer MPPT by Pulse Densiy Modulaion Akif Karafil 1, Harun Ozbay 2, and Selim Oncu 3 1,2 Bilecik Seyh Edebali Universiy, Bilecik, Turkey akif.karafil@bilecik.edu.r, harun.ozbay@bilecik.edu.r
More informationM2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?
M2 3 Inroducion o Swiching Regulaors Objecive is o answerhe following quesions: 1. Wha is a swiching power supply? 2. Wha ypes of swichers are available? 3. Why is a swicher needed? 4. How does a swicher
More informationSeries-Resonant Converter with Reduced- Frequency-Range Control
Series-Resonan Converer wih Reduced- Frequency-Range Conrol Yungaek Jang, Milan M. Jovanović, Juan M. Ruiz, and Gang Liu 1, Power Elecronics Laboraory, Dela Producs Corporaion, 511 Davis Drive, Research
More information16.5 ADDITIONAL EXAMPLES
16.5 ADDITIONAL EXAMPLES For reiew purposes, more examples of boh piecewise linear and incremenal analysis are gien in he following subsecions. No new maerial is presened, so readers who do no need addiional
More informationEE 40 Final Project Basic Circuit
EE 0 Spring 2006 Final Projec EE 0 Final Projec Basic Circui Par I: General insrucion 1. The final projec will coun 0% of he lab grading, since i s going o ake lab sessions. All oher individual labs will
More informationExperiment 6: Transmission Line Pulse Response
Eperimen 6: Transmission Line Pulse Response Lossless Disribued Neworks When he ime required for a pulse signal o raverse a circui is on he order of he rise or fall ime of he pulse, i is no longer possible
More informationDead Zone Compensation Method of H-Bridge Inverter Series Structure
nd Inernaional Conference on Elecrical, Auomaion and Mechanical Engineering (EAME 7) Dead Zone Compensaion Mehod of H-Bridge Inverer Series Srucure Wei Li Insiue of Elecrical Engineering and Informaion
More informationWIDE-RANGE 7-SWITCH FLYING CAPACITOR BASED DC-DC CONVERTER FOR POINT-OF-LOAD APPLICATIONS
WIDE-RANGE 7-SWITCH FLYING CAPACITOR BASED DC-DC CONVERTER FOR POINT-OF-LOAD APPLICATIONS By Parh Jain A hesis submied in conformiy wih he requiremens for he degree of Maser of Applied Science Graduae
More informationA Novel Bidirectional DC-DC Converter with Battery Protection
Inernaional Journal of Engineering Research and Developmen e-issn: 2278-067X, p-issn : 2278-800X, www.ijerd.com Volume 5, Issue 1 (November 12), PP. 46-53 A Novel Bidirecional DC-DC Converer wih Baery
More informationMATLAB/SIMULINK TECHNOLOGY OF THE SYGNAL MODULATION
J Modern Technology & Engineering Vol2, No1, 217, pp76-81 MATLAB/SIMULINK TECHNOLOGY OF THE SYGNAL MODULATION GA Rusamov 1*, RJ Gasimov 1, VG Farhadov 1 1 Azerbaijan Technical Universiy, Baku, Azerbaijan
More informationNotes on the Fourier Transform
Noes on he Fourier Transform The Fourier ransform is a mahemaical mehod for describing a coninuous funcion as a series of sine and cosine funcions. The Fourier Transform is produced by applying a series
More informationBOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR
BOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR D. Gerber, J. Biela Laboraory for High Power Elecronic Sysems ETH Zurich, Physiksrasse 3, CH-8092 Zurich, Swizerland Email: gerberdo@ehz.ch This
More informationGG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET
General Descripion GG65 is a primary side conrol PSR SMPS wih an inegraed MOSFET. I feaures a programmable cable drop compensaion funcion, PFM echnology, and a CV/CC conrol loop wih high reliabiliy and
More informationECE3204 Microelectronics II Bitar / McNeill. ECE 3204 / Term D-2017 Problem Set 7
EE3204 Microelecronics II Biar / McNeill Due: Monday, May 1, 2017 EE 3204 / Term D-2017 Problem Se 7 All ex problems from Sedra and Smih, Microelecronic ircuis, 7h ediion. NOTES: Be sure your NAME and
More informationPower Efficient Battery Charger by Using Constant Current/Constant Voltage Controller
Circuis and Sysems, 01, 3, 180-186 hp://dx.doi.org/10.436/cs.01.304 Published Online April 01 (hp://www.scirp.org/journal/cs) Power Efficien Baery Charger by Using Consan Curren/Consan olage Conroller
More informationUNIT IV DIGITAL MODULATION SCHEME
UNI IV DIGIAL MODULAION SCHEME Geomeric Represenaion of Signals Ojecive: o represen any se of M energy signals {s i (} as linear cominaions of N orhogonal asis funcions, where N M Real value energy signals
More informationOptical Short Pulse Generation and Measurement Based on Fiber Polarization Effects
Opical Shor Pulse Generaion and Measuremen Based on Fiber Polarizaion Effecs Changyuan Yu Deparmen of Elecrical & Compuer Engineering, Naional Universiy of Singapore, Singapore, 117576 A*STAR Insiue for
More informationAleksandrs Andreiciks, Riga Technical University, Ingars Steiks, Riga Technical University, Oskars Krievs, Riga Technical University
Scienific Journal of Riga Technical Universiy Power and Elecrical Engineering Curren-fed Sep-up DC/DC Converer for Fuel Cell Applicaions wih Acive Overvolage Clamping Aleksandrs Andreiciks, Riga Technical
More informationA1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.
2 Full Wave Recifier Aim: To Design and seup a full wave recifier. Componens Required: Diode(1N4001)(4),Resisor 10k,Capacior 56uF,Breadboard,Power Supplies and CRO and ransformer 230V-12V RMS. + A1 K B1
More informationf t 2cos 2 Modulator Figure 21: DSB-SC modulation.
4.5 Ampliude modulaion: AM 4.55. DSB-SC ampliude modulaion (which is summarized in Figure 21) is easy o undersand and analyze in boh ime and frequency domains. However, analyical simpliciy is no always
More informationBootstrap Gate Driver and Output Filter of An SC-based Multilevel Inverter for Aircraft APU
Asian Power Elecronics Journal, Vol. 9, No. 2, Dec. 215 Boosrap Gae Driver and Oupu Filer o An C-based Mulilevel Inverer or Aircra APU Yuanmao YE,K.W.Eric CHENG, N.C. Cheung Power Elecronics Research Cenre,
More informationIndustrial, High Repetition Rate Picosecond Laser
RAPID Indusrial, High Repeiion Rae Picosecond Laser High Power: RAPID is a very cos efficien, compac, diode pumped Nd:YVO4 picosecond laser wih 2 W average power a 1064 nm. Is 10 ps-pulses have high pulse
More informationA Four Quadrants HF AC Chopper with no Deadtime
Four Quadrans HF hopper wih no Deadime Sam enyaakov,*, Yakir Hadad, and Noam Diamansein Power Elecronics Laboraory, Deparmen of Elecrical and ompuer Engineering engurion Universiy of he Negev, P.O. ox,
More informationAnalog Circuits EC / EE / IN. For
Analog Circuis For EC / EE / IN By www.hegaeacademy.com Syllabus Syllabus for Analog Circuis Small Signal Equivalen Circuis of Diodes, BJTs, MOSFETs and Analog CMOS. Simple Diode Circuis, Clipping, Clamping,
More informationComparative Study of Feed Forward and SPWM Control Technique for DC to DC Dual Active Bridge Converter Driving Single Phase Inverter
JRST nernaional Journal for nnovaive Research in Science & Technology Volume 3 ssue 1 June 216 SSN (online): 2349-61 Comparaive Sudy of Feed Forward and SPWM Conrol Technique for DC o DC Dual Acive Bridge
More informationThree-Level TAIPEI Rectifier Analysis of Operation, Design Considerations, and Performance Evaluation
This aricle has been acceped for publicaion in a fuure issue of his journal, bu has no been fully edied. Conen may change prior o final publicaion. Ciaion informaion: DOI.9/TPEL.6.5437, IEEE Transacions
More informationThree-Level TAIPEI Rectifier
Three-Level TAIPEI Recifier Yungaek Jang, Milan M. Jovanović, and Juan M. Ruiz Power Elecronics Laboraory Dela Producs Corporaion 5101 Davis Drive, Research Triangle Park, C, USA Absrac A new low-cos,
More informationSelf-Precharge in Single-Leg Flying Capacitor Converters
Self-Precharge in Single-Leg Flying Capacior Converers Seven Thielemans Elecrical Energy, Sysems and Auomaion Deparmen Ghen Universiy (UGen), EESA Ghen, Belgium Email: Seven.Thielemans@UGen.be Alex uderman
More informationActive Filters - 1. Active Filters - 2
PHY35 - Elecronics Laboraory, all Term (K rong) Acie ilers - By combining op-amps wih energy-sorage elemens, circuis can be designed o gie frequency-dependen op-amp responses Acie filers are hose ha use
More informationFully Integrated DC-DC Buck Converter
1 Fully Inegraed DC-DC Buck Converer Carlos Eldio Azevedo, João Caldinhas Vaz and Pedro Sanos Insiuo Superior Técnico, Av. Rovisco Pais 1, 1049-001, isbon, Porugal Absrac - This disseraion presens he design
More informationSynchronization of single-channel stepper motor drivers reduces noise and interference
hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,
More informationATEE Adriana FLORESCU
SWITCHING POWER SUPPLY WITH MONOLITHIC SWITCHING REGULATOR SUBSYSTEMS AND DC-DC STEP-UP CONERTER PART B: Design Example, Pspice Simulaion, Pracical Consideraions, Experimenal Resuls Adriana FLORESCU Poliehnica
More informationA New Isolated DC-DC Boost Converter using Three-State Switching Cell
A New Isolaed DCDC Boos nverer using hreesae Swiching Cell René P. orricobascopé (1) Grover V. orricobascopé () Francisco A. A. de Souza (1) Carlos G. C. Branco (3) Cícero M.. Cruz (1) Luiz H. C. Barreo
More informationChapter 2 Summary: Continuous-Wave Modulation. Belkacem Derras
ECEN 44 Communicaion Theory Chaper Summary: Coninuous-Wave Modulaion.1 Modulaion Modulaion is a process in which a parameer of a carrier waveform is varied in accordance wih a given message (baseband)
More informationA New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method
Proceedings of he 8h WSEAS Inernaional Conference on ELECTRIC POWER SYSTEMS, HIGH VOLTAGES, ELECTRIC MACHINES (POWER '8) A New Volage Sag and Swell Compensaor Swiched by Hyseresis Volage Conrol Mehod AMIR
More informationControl circuit for a Self-Oscillating Power Supply (SOPS) TDA8385
FEATURES Bandgap reference generaor Slow-sar circuiry Low-loss peak curren sensing Over-volage proecion Hyseresis conrolled sand-by funcion Error amplifier wih gain seing Programmable ransfer characer
More informationDesign of a Three-Phase Unity Power Factor Single-Stage Telecom Rectifier
Design of a Three-Phase Uniy Power Facor Single-Sage Telecom Recifier Bünyamin Tamyürek Deparmen of Elecrical Engineering, Eskisehir Osmangazi Universiy, Eskisehir, Turkey bamyurek@ogu.edu.r Absrac This
More informationExplanation of Maximum Ratings and Characteristics for Thyristors
8 Explanaion of Maximum Raings and Characerisics for Thyrisors Inroducion Daa shees for s and riacs give vial informaion regarding maximum raings and characerisics of hyrisors. If he maximum raings of
More informationProgrammable DC Electronic Loads 8600 Series
Daa Shee Programmable DC Elecronic Loads The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and
More informationResearch Article Comparison of Duty Cycle Generator Algorithms for SPICE Simulation of SMPS
Advances in Power Elecronics Volume 212, Aricle ID 574289, 8 pages doi:1.1155/212/574289 Research Aricle Comparison of Duy Cycle Generaor Algorihms for SPICE Simulaion of SMPS Alexander Abramoviz Deparmen
More informationResearch Article AD-PLL for WiMAX with Digitally-Regulated TDC and Glitch Correction Logic
Hindawi Publishing Corporaion EURASIP Journal on Embedded Sysems Volume 21, Aricle ID 175764, 8 pages doi:1.1155/21/175764 Research Aricle AD-PLL for WiMAX wih Digially-Regulaed TDC and Glich Correcion
More informationRESISTANCE ESTIMATION OF A PWM-DRIVEN SOLENOID
Inernaional Journal of Auomoive echnology, Vol. 8, No. 2, pp. 249 258 (2007) Copyrigh 2007 KSAE 1229 9138/2007/033 15 RESISANCE ESIMAION OF A PWM-DRIVEN SOLENOID H. G. JUNG 1),2)*, J. Y. HWANG 1), P. J.
More informationELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Continuous-Time Signals
Deparmen of Elecrical Engineering Universiy of Arkansas ELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Coninuous-Time Signals Dr. Jingxian Wu wuj@uark.edu OUTLINE 2 Inroducion: wha are signals and sysems? Signals
More informationAutomatic Power Factor Control Using Pic Microcontroller
IDL - Inernaional Digial Library Of Available a:www.dbpublicaions.org 8 h Naional Conference on Advanced Techniques in Elecrical and Elecronics Engineering Inernaional e-journal For Technology And Research-2017
More informationDesign and Development of Zero Voltage Switched Full Bridge 5 kw DC Power Supply
Inernaional Journal of Engineering Research & Technology (IJERT) Design and Developmen of Zero Volage Swiched Full Bridge 5 kw DC Power Supply ISSN: 2278-181 Vol. 3 Issue 5, May - 214 S. K. Agrawal, S.
More information