Noise George Yuan Hong Kong University of Science and Technology Fall 2010

Size: px
Start display at page:

Download "Noise George Yuan Hong Kong University of Science and Technology Fall 2010"

Transcription

1 Lecture 3 Noise George Yuan Hong Kong University of Science and Technology Fall

2 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise reduction Chopping 2

3 Main circuit problems Linearity & Noise THD 3

4 Characterization SNR P P s n Vout SNDR THD SINAD N i2 P P s di P d P s P n 4

5 Noise in frequency domain S V f 5

6 Noise correlation Equivalent noise V eq V 1 V 2 Noise power uncorrelated 2 V eq 2 V eq V V V V V V 2VV V V

7 Power Spectral Density X t H f Y t S Y f S f H f 2 X 7

8 Noise Bandwidth Noise power integration bandwidth? 8

9 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise reduction Chopping 9

10 Noise of a Resistor 10

11 Integrated Noise of a Resistor (1) 11

12 Integrated Noise of a Resistor (2) 12

13 Integrated Noise of a Resistor (3) 13

14 1/f Noise of a Resistor 14

15 Shot Noise of a Diode 15

16 1/f Noise of a Diode 16

17 Noise of a MOS 17

18 Equivalent Input Noise of a MOS 18

19 Noise By Source Resistor R 19

20 Source Resistance Rs 20

21 Equivalent input noise: 1/f noise 21

22 Noise vs. Current : corner fequency 22

23 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise reduction Chopping 23

24 Noise of an amplifier with active load 24

25 1/f Noise of an amplifier with active load 25

26 Noise figure of an amplifier 26

27 Resistive noise matching 27

28 Noise of a Cascode Amplifier 28

29 29 Input referred Noise of a Cascode N S s ds m out ds L L s ds m i R i g g v g R R R g g 1

30 Noise of a Folded Cascode 30

31 Noise of a Cascode with Linear M1 dv 2 1 4kT R on 1 g 2 m 4kTV V 1 eff 2 DS1 31

32 Analysis 32

33 Noise of Current Mirror 33

34 Noise of Current Mirror with series R di 2 out R R 2 2 m2 g R g R m di di 2 in di 2 R1 1 m1 di 2 2 R2 2 di 2 m1 34

35 Noise Reduction of Current Mirror with series R 35

36 Noise Reduction of CMOS Current Mirror with series R 36

37 Noise of differential pair 37

38 Noise of differential pair with active load 38

39 Noise of differential pair with source resistor 39

40 Noise of an OPAMP 40

41 Capacitive Source Amplifier 41

42 Capacitive Noise Matching (1) 42

43 Capacitive Noise Matching (2) 43

44 Capacitive Noise Matching (3) 44

45 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise reduction Chopping 45

46 Ground 1inch wire: 20nH/inch, a transient current: SR=10mA/ns Δi 10mA Δv = L = 20 nh Δt ns = 200 mv 46

47 Analog and Digital Ground 47

48 Star Ground Separate analog, digital 48

49 Grounding for Mixed-signal IC Separate digital output and data bus by a register Limiting current resistor R DGND for mixed-signal IC should connect to analog ground plane DGND couples to AGND VD separate to VA by ferrite bead Digital switching current absorbed by the decoupling cap path 49

50 Grounding Mixed-Signal IC with Low Internal Digital Current 50

51 Grounding Mixed-Signal IC with High Internal Digital Current 51

52 Mixed-Signal PCB 52

53 On-chip Power Traces 53

54 Substrate Noise 1. R n->sub dominates if two n+ are far away (>100um) 2. Guard ring useless 54

55 Source, Bulk Connection? The disconnection of B and S reduces substrate noise injection 55

56 Pad Frame, Down Bonding 1. Tie the substrate to solid ground; 2. Down bonding low impedance; 56

57 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise reduction Chopping 57

58 Circuit Noise Minimization Increase input gm Enlarge other transistors to reduce the flicker noise and thermal noise Input transistor pair dominates the noise Reduce the flicker noise of input transistors 58

59 Chopping No noise aliasing 59

60 Chopping Example 60

61 Chopping Spikes 61

62 Chopping Spike Suppression Spectral filtering Temporal sampling 62

63 Chopper Stabilized OPAMP1 63

64 Notch Filter for Offset Current 64

65 Chopper Stabilized OPAMP2 65

66 Current Feedback Instrumentation Amplifier with Chopping 66

67 References 1. W. Sansen, Analog Design Essentials, Springer, W. Kester, The Data Conversion Handbook, Analog Devices, C. Enz, E. Vittoz, and F. Krummenacher, A CMOS chopper amplifier, IEEE J. Solid-State Circuits, Vol. SC-22, pp , Jun R. Yazicioglu, P. Merken, R. Puers, and C. Van Hoof, A 60uW 60nV/Hz 0.5 readout front-end for portable biopotential acquisition systems, IEEE J. Solid-State Circuits, Vol. 42, pp , May R. Burt, and J. Zhang, A micropower chopper-stablized operational amplifier using a SC notch filter with synchronous integration inside the continuous-time signal path, IEEE J. Solid-State Circuits, Vol. 41, pp , Dec J. Witte, J. Huijsing, and K. Makinwa, A current-feedback instrumentation amplifier with 5uV offset for bidirectional high-side current-sensing, IEEE J. Solid- State Circuits, Vol. 43, pp , Dec B. Owens, S. Adluri, P. Birrer, R. Shreeve, S. Arunachalam, K. Mayaram, and T. Fiez, Simulation and measurement of supply and substrate noise in mixed-signal ICs, IEEE J. Solid-State Circuits, Vol. 40, pp , Feb

Design of CMOS Instrumentation Amplifier

Design of CMOS Instrumentation Amplifier Available online at www.sciencedirect.com Procedia Engineering 29 (2012) 4035 4039 2012 International Workshop on Information and Electronics Engineering (IWIEE) Design of CMOS Instrumentation Amplifier

More information

Advanced Analog Integrated Circuits. Precision Techniques

Advanced Analog Integrated Circuits. Precision Techniques Advanced Analog Integrated Circuits Precision Techniques Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 1 Topics Offset Drift 1/f Noise Mismatch

More information

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps

More information

Overcoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands

Overcoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands Overcoming Offset Prof. Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands email: k.a.a.makinwa@tudelft.nl Motivation The offset of amplifiers

More information

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology.

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology. ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue1) Available online at: www.ijariit.com Design & Performance Analysis of Instrumentation Amplifier at Nanoscale Dr. M. Nizamuddin Assistant professor,

More information

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

More information

Design for MOSIS Education Program

Design for MOSIS Education Program Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review Ashish C Vora, Graduate Student, Rochester Institute of Technology, Rochester, NY, USA. Abstract : Digital switching noise coupled into

More information

Microelectronics Part 2: Basic analog CMOS circuits

Microelectronics Part 2: Basic analog CMOS circuits GBM830 Dispositifs Médicaux Intelligents Microelectronics Part : Basic analog CMOS circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim!! http://www.cours.polymtl.ca/gbm830/! mohamad.sawan@polymtl.ca!

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45 INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered

More information

LECTURE 19 DIFFERENTIAL AMPLIFIER

LECTURE 19 DIFFERENTIAL AMPLIFIER Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror

More information

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 2769 A Current-Feedback Instrumentation Amplifier With 5 V Offset for Bidirectional High-Side Current-Sensing Johan F. Witte, Member,

More information

Low Power Low Noise CMOS Chopper Amplifier

Low Power Low Noise CMOS Chopper Amplifier International Journal of Electronics and Computer Science Engineering 734 Available Online at www.ijecse.org ISSN- 2277-1956 Low Power Low Noise CMOS Chopper Amplifier Parneet Kaur 1, Manjit Kaur 2, Gurmohan

More information

1100 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 5, MAY 2007

1100 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 5, MAY 2007 1100 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 5, MAY 2007 A60W 60 nv/ Hz Readout Front-End for Portable Biopotential Acquisition Systems Refet Firat Yazicioglu, Patrick Merken, Robert Puers,

More information

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1 Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance

More information

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

Summary 185. Chapter 4

Summary 185. Chapter 4 Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

2. Single Stage OpAmps

2. Single Stage OpAmps /74 2. Single Stage OpAmps Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated

More information

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit 2.6W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The SN200 is a 2.6W high efficiency filter-free class-d audio power amplifier in a.5 mm.5 mm wafer chip scale package (WCSP) that requires

More information

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit 3-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The EUA2011 is a high efficiency, 3W mono class-d audio power amplifier. A low noise, filterless PWM architecture eliminates the output filter,

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and

More information

l To emphasize the measurement issues l To develop in-depth understanding of noise n timing noise, phase noise in RF systems! n noise in converters!

l To emphasize the measurement issues l To develop in-depth understanding of noise n timing noise, phase noise in RF systems! n noise in converters! Purpose! Measurement Methods and Applications to High-Performance Timing Test! Mani Soma! Univ of Washington, Seattle! l To emphasize the measurement issues critical in high-frequency test! l To develop

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

NOISE represents the ultimate limitation in many sensor

NOISE represents the ultimate limitation in many sensor Recent Trends in Low-frequency Noise Reduction Techniques for Integrated Circuits Christian Enz ICLAB, EPFL Neuchâtel, Switzerland christian.enz@epfl.ch Assim Boukhayma CEA-LETI, Grenoble, France EPFL,

More information

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale

More information

300mA, Micropower, VLDO Linear Regulator UM165XX SOT23-3

300mA, Micropower, VLDO Linear Regulator UM165XX SOT23-3 General Description UM165XX 300mA, Micropower, VLDO Linear Regulator UM165XX SOT23-3 The UM165XX series are VLDO (very low dropout) linear regulators designed for low power portable applications. Typical

More information

TP5551/TP5552 / TP5554

TP5551/TP5552 / TP5554 Features Low Offset Voltage: 5 μv (Max) Zero Drift:.5 µv/ C (Max) 1/f Noise Corner Down to.1hz: - - 15 nv/ Hz Input Noise Voltage @1kHz 35 nv P-P Noise Voltage @.1Hz to 1Hz Slew Rate: 2.5 V/μs Bandwidth:

More information

A 1-V recycling current OTA with improved gain-bandwidth and input/output range

A 1-V recycling current OTA with improved gain-bandwidth and input/output range LETTER IEICE Electronics Express, Vol.11, No.4, 1 9 A 1-V recycling current OTA with improved gain-bandwidth and input/output range Xiao Zhao 1,2, Qisheng Zhang 1,2a), and Ming Deng 1,2 1 Key Laboratory

More information

Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of

More information

Atypical op amp consists of a differential input stage,

Atypical op amp consists of a differential input stage, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents

More information

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split? NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk

More information

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

Second-Order Sigma-Delta Modulator in Standard CMOS Technology SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:

More information

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The EUA2011A is a high efficiency, 2.5W mono class-d audio power amplifier. A new developed filterless PWM

More information

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis

More information

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed

More information

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:

More information

Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends

Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends AN03 The trend in data acquisition is moving toward ever-increasing accuracy. Twelve-bit resolution is now the norm, and sixteen bits

More information

NEW CIRCUIT TECHNIQUES AND DESIGN METHODES FOR INTEGRATED CIRCUITS PROCESSING SIGNALS FROM CMOS SENSORS

NEW CIRCUIT TECHNIQUES AND DESIGN METHODES FOR INTEGRATED CIRCUITS PROCESSING SIGNALS FROM CMOS SENSORS 11 NEW CIRCUIT TECHNIQUES ND DESIGN METHODES FOR INTEGRTED CIRCUITS PROCESSING SIGNLS FROM CMOS SENSORS Paul ULPOIU *, Emil SOFRON ** * Texas Instruments, Dallas, US, Email: paul.vulpoiu@gmail.com ** University

More information

1.5MHz, 2A Synchronous Step-Down Regulator

1.5MHz, 2A Synchronous Step-Down Regulator 1.5MHz, 2A Synchronous Step-Down Regulator General Description The is a high efficiency current mode synchronous buck PWM DC-DC regulator. The internal generated 0.6V precision feedback reference voltage

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference V. Gupta and G.A. Rincón-Mora Abstract: A 0.6µm-CMOS sub-bandgap reference circuit whose output voltage is, unlike reported literature, concurrently

More information

DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. 500KHz, 18V, 2A Synchronous Step-Down Converter

DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. 500KHz, 18V, 2A Synchronous Step-Down Converter DESCRIPTION The is a fully integrated, high-efficiency 2A synchronous rectified step-down converter. The operates at high efficiency over a wide output current load range. This device offers two operation

More information

A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C

A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 11, NOVEMBER 2011 2693 A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C Guang Ge, Cheng Zhang, Gian Hoogzaad, and Kofi

More information

1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-1/ADA4051-2

1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-1/ADA4051-2 .8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA-/ADA-2 FEATURES Very low supply current: 3 μa typical Low offset voltage: μv maximum Offset voltage drift: 2 nv/ C Single-supply operation:.8

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

CMOS Circuit for Low Photocurrent Measurements

CMOS Circuit for Low Photocurrent Measurements CMOS Circuit for Low Photocurrent Measurements W. Guggenbühl, T. Loeliger, M. Uster, and F. Grogg Electronics Laboratory Swiss Federal Institute of Technology Zurich, Switzerland A CMOS amplifier / analog-to-digital

More information

High-speed Serial Interface

High-speed Serial Interface High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications

More information

Lecture 4: Voltage References

Lecture 4: Voltage References EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

Semiconductor Detector Systems

Semiconductor Detector Systems Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2015 Book Chapter 6: Basic Opamp Design and Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

Lecture 2, Amplifiers 1. Analog building blocks

Lecture 2, Amplifiers 1. Analog building blocks Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog

More information

DUAL CHANNEL LDO REGULATORS WITH ENABLE

DUAL CHANNEL LDO REGULATORS WITH ENABLE DUAL CHANNEL LDO REGULATORS WITH ENABLE FEATURES DESCRIPTION Input Voltage Range : 2.5V to 6V The is a high accurately, low noise, high Varied Fixed Output Voltage Combinations ripple rejection ratio,

More information

Sensors & Transducers Published by IFSA Publishing, S. L.,

Sensors & Transducers Published by IFSA Publishing, S. L., Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

G m /I D based Three stage Operational Amplifier Design

G m /I D based Three stage Operational Amplifier Design G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using

More information

Low Noise, Matched Dual PNP Transistor MAT03

Low Noise, Matched Dual PNP Transistor MAT03 a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V max Low Noise: 1 nv/ Hz @ 1 khz max High Gain: 100 min High Gain Bandwidth: 190 MHz typ Tight Gain Matching: 3% max Excellent Logarithmic

More information

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor N. P. Futane, C. Roychaudhuri and H. Saha Vol. 2, 155 A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor Abstract A low-noise chopper

More information

Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.

Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010. Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier

More information

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University CSE 577 Spring 2011 Basic Amplifiers and Differential Amplifier, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University Don t let the computer

More information

1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-2

1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-2 .8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA45-2 FEATURES Very low supply current: 3 μa Low offset voltage: 5 μv maximum Offset voltage drift: 2 nv/ C Single-supply operation:.8 V

More information

Index 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15

Index 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15 About the Authors J.F. (Frerik) Witte was born in Amsterdam, the Netherlands, on March 16, 1979, where he lived until finishing his high school education (Atheneum) at the Pieter Nieuwland College in 1997.

More information

Low Noise 300mA LDO Regulator General Description. Features

Low Noise 300mA LDO Regulator General Description. Features Low Noise 300mA LDO Regulator General Description The id9301 is a 300mA with fixed output voltage options ranging from 1.5V, low dropout and low noise linear regulator with high ripple rejection ratio

More information

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations

More information

IC design for wireless system

IC design for wireless system IC design for wireless system Lecture 6 Dr. Ahmed H. Madian Ahmed.madian@guc.edu.eg 1 outlines Introduction to mixers Mixer metrics Mixer topologies Mixer performance analysis Mixer design issues Dr. Ahmed

More information

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology

More information

23V, 3A, 340KHz Synchronous Step-Down DC/DC Converter

23V, 3A, 340KHz Synchronous Step-Down DC/DC Converter 23V, 3A, 340KHz Synchronous Step-Down DC/DC Converter Description The is a synchronous step-down DC/DC converter that provides wide 4.5V to 23V input voltage range and 3A continuous load current capability.

More information

Voltage Feedback Op Amp (VF-OpAmp)

Voltage Feedback Op Amp (VF-OpAmp) Data Sheet Voltage Feedback Op Amp (VF-OpAmp) Features 55 db dc gain 30 ma current drive Less than 1 V head/floor room 300 V/µs slew rate Capacitive load stable 40 kω input impedance 300 MHz unity gain

More information

2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps

2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps 2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps Instructor: Dr. Hong Ma Oct. 3, 2007 Fundamental Circuit: Source and Load Sources Power supply Signal Generator Sensor Amplifier output

More information

OP SPECIFICATIONS ELECTRICAL CHARACTERISTICS (V S = ± V, T A = C, unless otherwise noted.) OPA/E OPF OPG Parameter Symbol Conditions Min Typ Max Min T

OP SPECIFICATIONS ELECTRICAL CHARACTERISTICS (V S = ± V, T A = C, unless otherwise noted.) OPA/E OPF OPG Parameter Symbol Conditions Min Typ Max Min T a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min

More information

OBSOLETE. High-Speed, Dual Operational Amplifier OP271 REV. A. Figure 1. Simplified Schematic (One of the two amplifiers is shown.

OBSOLETE. High-Speed, Dual Operational Amplifier OP271 REV. A. Figure 1. Simplified Schematic (One of the two amplifiers is shown. a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min

More information

Low-Noise Amplifiers

Low-Noise Amplifiers 007/Oct 4, 31 1 General Considerations Noise Figure Low-Noise Amplifiers Table 6.1 Typical LNA characteristics in heterodyne systems. NF IIP 3 db 10 dbm Gain 15 db Input and Output Impedance 50 Ω Input

More information

LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS

LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS LOW SUPPLY VOLTAGE, LOW NOISE FULLY DIFFERENTIAL PROGRAMMABLE GAIN AMPLIFIERS A. Pleteršek, D. Strle, J. Trontelj Microelectronic Laboratory University of Ljubljana, Tržaška 25, 61000 Ljubljana, Slovenia

More information

Electronic Instrumentation

Electronic Instrumentation Chapter 3 Noise and Interference in Instrumentation Systems 1 Chapter 3. Noise and Interference in Instrumentation Systems Introduction Origin of Noise in Circuits Noise Models for Amplifiers. Examples

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application

More information

Low-Voltage Low-Power Switched-Current Circuits and Systems

Low-Voltage Low-Power Switched-Current Circuits and Systems Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents

More information

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1 16.1 A 4.5mW Closed-Loop Σ Micro-Gravity CMOS-SOI Accelerometer Babak Vakili Amini, Reza Abdolvand, Farrokh Ayazi Georgia Institute of Technology, Atlanta, GA Recently, there has been an increasing demand

More information

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation INF3410 Fall 2013 Compensation content Introduction Two Stage Opamps Compensation Slew Rate Systematic Offset Advanced Current Mirrors Operational Transconductance Amplifiers Current Mirror Opamps Folded

More information

Matched Monolithic Quad Transistor MAT14

Matched Monolithic Quad Transistor MAT14 Matched Monolithic Quad Transistor MAT4 FEATUES Low offset voltage: 400 µv maximum High current gain: 300 minimum Excellent current gain match: 4% maximum Low voltage noise density at 00 Hz, ma 3 nv/ Hz

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Designing Microphone Preamplifiers. Steve Green 24th AES UK Conference June 2011

Designing Microphone Preamplifiers. Steve Green 24th AES UK Conference June 2011 Designing Microphone Preamplifiers Steve Green 24th AES UK Conference June 2011 This presentation is an abbreviated version of a tutorial given at the 2010 AES Conference in San Francisco. The complete

More information

MP2225 High-Efficiency, 5A, 18V, 500kHz Synchronous, Step-Down Converter

MP2225 High-Efficiency, 5A, 18V, 500kHz Synchronous, Step-Down Converter The Future of Analog IC Technology DESCRIPTION The MP2225 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

More information

IN RECENT years, low-dropout linear regulators (LDOs) are

IN RECENT years, low-dropout linear regulators (LDOs) are IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

More information

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT)

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT) ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT) WITH DUTY-CYCLE MODULATED OUTPUT Kataneh Kohbod, Gerard C.M. Meijer Electronic Instrumentation Laboratory, Delft University of Technology Mekelweg

More information

500mA Low Noise LDO with Soft Start and Output Discharge Function

500mA Low Noise LDO with Soft Start and Output Discharge Function 500mA Low Noise LDO with Soft Start and Output Discharge Function Description The is a family of CMOS low dropout (LDO) regulators with a low dropout voltage of 250mV at 500mA designed for noise-sensitive

More information

Lecture 10: Accelerometers (Part I)

Lecture 10: Accelerometers (Part I) Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

SPT BIT, 30 MSPS, TTL, A/D CONVERTER

SPT BIT, 30 MSPS, TTL, A/D CONVERTER 12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL

More information

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Nima Sadeghi nimas@ece.ubc.ca Department of Electrical and Computer Engineering University

More information

Low Noise, Matched Dual PNP Transistor MAT03

Low Noise, Matched Dual PNP Transistor MAT03 a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic

More information

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth S.P. Voinigescu, R. Beerkens*, T.O. Dickson, and T. Chalvatzis University of Toronto *STMicroelectronics,

More information