Advanced Analog Integrated Circuits. Precision Techniques

Size: px
Start display at page:

Download "Advanced Analog Integrated Circuits. Precision Techniques"

Transcription

1 Advanced Analog Integrated Circuits Precision Techniques Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 1

2 Topics Offset Drift 1/f Noise Mismatch 2

3 Motivation 3

4 Sources of Inaccuracies in ICs 4

5 Advanced Analog Integrated Circuits 1/f Noise Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 5

6 1/f Noise Spectrum 6

7 1/f Noise Other names: flicker noise, pink noise Caused by traps near Si/SiO2 interface Randomly capture and release carriers Less significant in BJT, JFET, bulk current flow (PMOS) Empirical models: D. Xie et al., SPICE Models for Flicker Noise in n-mosfets from Subthreshold to Strong Inversion, IEEE Trans. CAD, Nov 200, pp & i # $ = ( )* + $, -. / 0 $ K f is technology dependent, numbers for EE 240B: 180nm Process 65nm Process NMOS &7 A 9 F &7 A 9 F PMOS &7 A 9 F &7 A 9 F 7

8 1/f Noise Corner Frequency 8

9 1/f Noise Corner Frequency 9

10 Total 1/f Noise 10

11 Total 1/f versus Thermal Noise 11

12 MOS Model with Channel Noise Generator 12

13 Other MOSFET Noise Sources 13

14 Advanced Analog Integrated Circuits Shot Noise (Aside ) Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 14

15 Shot Noise in PN Junction 15

16 Shot Noise in BJTs 16

17 BJT Small Signal Noise Model 17

18 Advanced Analog Integrated Circuits Offset Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 18

19 Modeling Offset B. E. Boser 19

20 Sources of Error and Mitigation 20

21 Dynamic Offset Cancellation (DOC) Refs: [1] K. Makinwa, "Dynamic offset cancellation techniques in CMOS," ISSCC Tutorial, Feb (available from SSCS website). [2] C.C. Enz and G.C. Temes, Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling and chopper stabilization, Proc. IEEE, Nov. 1996, pp

22 DOC Techniques Comparison 22

23 DOC versus Trimming 23

24 Advanced Analog Integrated Circuits Auto Zeroing Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 24

25 Auto-Zeroing Principle 25

26 Auto-Zero Phase F 1 (DC Analysis) 26

27 Amplification Phase F 2 (DC Analysis) 27

28 Advanced Analog Integrated Circuits Auto Zeroing Noise Analysis Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 28

29 What Happens to Noise? 29

30 Noise Transfer Function 30

31 Noise Transfer Function 31

32 Noise Spectrum at Output 32

33 Advanced Analog Integrated Circuits Auto Zeroing Charge Injection Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 33

34 Mitigating Charge Injection Error 34

35 Reducing Charge Injection Error (1) 35

36 Reducing Charge Injection Error (2) 36

37 Multistage Offset Cancellation 37

38 Multistage Offset Cancellation 38

39 Comparator Example 39

40 Comparator Example: Circuit Details 40

41 Auto-Zeroing Residual Offset 41

42 Advanced Analog Integrated Circuits Chopper Stabilization Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 42

43 Chopping Idea 43

44 Chopping Concept 44

45 Square Wave Modulator 45

46 Time Domain 46

47 Frequency Domain 47

48 Frequency Domain 48

49 Advanced Analog Integrated Circuits Chopper Noise Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 49

50 Residual In-Band Noise 50

51 Residual In-Band Noise 51

52 Example [ Enz 1996 ] 52

53 Two-Stage Chopper Amplifier 53

54 Folded Cascode with Chopper 54

55 Advanced Analog Integrated Circuits Chopper Nonidealities Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 55

56 Finite Amplifier Bandwidth 56

57 Clock Feedthrough 57

58 Summary of Chopper Design Considerations 58

59 Advanced Analog Integrated Circuits Advanced Chopping Techniques Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 59

60 Objectives 60

61 Nested Chopping [ Bakker 2000 ] 61

62 Spike Dead-Banding [ Menolfi 2001 ] 62

63 Spike Bandpass Filter [ Menolfi 1999 ] 63

64 Ripple Reduction with AC Coupling 64

65 Ripple Reduction with SC Filter [ Bakker 1997 ] 65

66 Ripple Reduction with Digital Filter 66

67 Advanced Analog Integrated Circuits Chopper Amplifier Performance Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 67

68 Offset Compensated OpAmps 68

69 Implementation Example 69

70 Chopping Summary 70

71 Advanced Analog Integrated Circuits Dynamic Element Matching Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 71

72 Application: Precision DAC 72

73 DEM Concept 73

74 DAC Application Example 74

75 Advanced Analog Integrated Circuits Temperature Sensor Example Bernhard E. Boser University of California, Berkeley Copyright 2016 by Bernhard Boser 75

76 CMOS Temperature Sensor [ Pertijs 2005 ] 76

77 Bandgap Temperature Sensing 77

78 Sensor Principle 78

79 A/D Conversion: SD Modulator 79

80 Temperature Sensor Block Diagram 80

81 (1) Accurate 1:p Ratio with DEM 81

82 Sigma-Delta Modulator 82

83 Sigma-Delta Circuit Implementation 83

84 Evaluation Other techniques used to get target performance: β insensitive generation curvature correction Nonlinear decimation filter averaging between Q / and Q G 84

Overcoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands

Overcoming Offset. Prof. Kofi Makinwa. Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands Overcoming Offset Prof. Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands email: k.a.a.makinwa@tudelft.nl Motivation The offset of amplifiers

More information

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT)

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT) ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT) WITH DUTY-CYCLE MODULATED OUTPUT Kataneh Kohbod, Gerard C.M. Meijer Electronic Instrumentation Laboratory, Delft University of Technology Mekelweg

More information

Summary 185. Chapter 4

Summary 185. Chapter 4 Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,

More information

Index 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15

Index 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15 About the Authors J.F. (Frerik) Witte was born in Amsterdam, the Netherlands, on March 16, 1979, where he lived until finishing his high school education (Atheneum) at the Pieter Nieuwland College in 1997.

More information

A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C

A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 11, NOVEMBER 2011 2693 A Single-Trim CMOS Bandgap Reference With a Inaccuracy of 0.15% From 40 C to 125 C Guang Ge, Cheng Zhang, Gian Hoogzaad, and Kofi

More information

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor N. P. Futane, C. Roychaudhuri and H. Saha Vol. 2, 155 A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor Abstract A low-noise chopper

More information

Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco

More information

Calibration of Offset Voltage of Op-Amp for Bandgap Voltage Reference Using Chopping Technique and Switched-Capacitor Filter

Calibration of Offset Voltage of Op-Amp for Bandgap Voltage Reference Using Chopping Technique and Switched-Capacitor Filter Calibration of Offset Voltage of Op-Amp for Bandgap Voltage Reference Using Chopping Technique and Switched-Capacitor Filter Ji-Yong Um a Department of Electronic Engineering, Hannam University E-mail

More information

Noise George Yuan Hong Kong University of Science and Technology Fall 2010

Noise George Yuan Hong Kong University of Science and Technology Fall 2010 Lecture 3 Noise George Yuan Hong Kong University of Science and Technology Fall 2010 1 Outline Introduction Device noise models Circuit noise analysis Other noise sources Power noise Substrate noise Noise

More information

Advanced Analog Integrated Circuits. Switched Capacitor Gain Stages

Advanced Analog Integrated Circuits. Switched Capacitor Gain Stages Advanced Analog Integrated Circuits Switched Capacitor Gain Stages Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser 1 OpAmp versus OTA OpAmp

More information

EE247 Lecture 24. EE247 Lecture 24

EE247 Lecture 24. EE247 Lecture 24 EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper

More information

A 2.5 V 109 db DR ADC for Audio Application

A 2.5 V 109 db DR ADC for Audio Application 276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma

More information

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

Second-Order Sigma-Delta Modulator in Standard CMOS Technology SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:

More information

Low Power Low Noise CMOS Chopper Amplifier

Low Power Low Noise CMOS Chopper Amplifier International Journal of Electronics and Computer Science Engineering 734 Available Online at www.ijecse.org ISSN- 2277-1956 Low Power Low Noise CMOS Chopper Amplifier Parneet Kaur 1, Manjit Kaur 2, Gurmohan

More information

Chapter 13: Introduction to Switched- Capacitor Circuits

Chapter 13: Introduction to Switched- Capacitor Circuits Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor

More information

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Microelectronic Circuits

Microelectronic Circuits SECOND EDITION ISHBWHBI \ ' -' Microelectronic Circuits Adel S. Sedra University of Toronto Kenneth С Smith University of Toronto HOLT, RINEHART AND WINSTON HOLT, RINEHART AND WINSTON, INC. New York Chicago

More information

6. OpAmp Application Examples

6. OpAmp Application Examples Preamp MRC GmC Switched-Cap 1/31 6. OpAmp Application Examples Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona

More information

HIGH-SPEED bandpass modulators are desired in

HIGH-SPEED bandpass modulators are desired in IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 45, NO. 5, MAY 1998 547 A 160-MHz Fourth-Order Double-Sampled SC Bandpass Sigma Delta Modulator Seyfi Bazarjani,

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering. NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.

More information

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by

More information

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS

METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale

More information

A Two-Chip Interface for a MEMS Accelerometer

A Two-Chip Interface for a MEMS Accelerometer IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 51, NO. 4, AUGUST 2002 853 A Two-Chip Interface for a MEMS Accelerometer Tetsuya Kajita, Student Member, IEEE, Un-Ku Moon, Senior Member, IEEE,

More information

A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors

A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors http://dx.doi.org/10.5573/jsts.2012.12.3.278 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.3, SEPTEMBER, 2012 A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors Dong-Hyuk

More information

Integrating a Temperature Sensor into a CMOS Image Sensor.

Integrating a Temperature Sensor into a CMOS Image Sensor. Master Thesis project 2014-2015 Integrating a Temperature Sensor into a CMOS Image Sensor. Author: BSc. J. Markenhof Supervisor: Prof. Dr. Ir. A.J.P. Theuwissen Monday 24 th August, 2015 Delft University

More information

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling

More information

Semiconductor Detector Systems

Semiconductor Detector Systems Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3

More information

THE pipelined ADC architecture has been adopted into

THE pipelined ADC architecture has been adopted into 1468 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 A 1.8-V 67-mW 10-bit 100-MS/s Pipelined ADC Using Time-Shifted CDS Technique Jipeng Li, Member, IEEE, and Un-Ku Moon, Senior Member,

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is

More information

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,

More information

SMART temperature sensors manufactured in standard

SMART temperature sensors manufactured in standard 1098 IEEE SENSORS JOURNAL, VOL. 10, NO. 6, JUNE 2010 Low-Cost Calibration Techniques for Smart Temperature Sensors Michiel A. P. Pertijs, Member, IEEE, André L. Aita, Student Member, IEEE, Kofi A. A. Makinwa,

More information

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:

More information

Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25

Gábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25 Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.

More information

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Oversampling Data Converters Tuesday, March 15th, 9:15 11:40 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 15th of March:

More information

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)

More information

REFERENCE circuits are the basic building blocks in many

REFERENCE circuits are the basic building blocks in many IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 667 New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation Ming-Dou Ker, Senior

More information

Designing Interface Electronics for Smart Sensors

Designing Interface Electronics for Smart Sensors Designing Interface Electronics for Smart Sensors Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands Sensors are Everywhere! 2 World Sensor

More information

SWITCHED-CURRENTS an analogue technique for digital technology

SWITCHED-CURRENTS an analogue technique for digital technology SWITCHED-CURRENTS an analogue technique for digital technology Edited by С Toumazou, ]. B. Hughes & N. C. Battersby Supported by the IEEE Circuits and Systems Society Technical Committee on Analog Signal

More information

z7 A single-stage comparator.

z7 A single-stage comparator. A high-resolution CMOS comparator CHU PHOON CHONGt and KENNETH C. SMITH? A new high-speed high-resolution CMOS comparator is reported in this paper. A new offset-voltagecancellation technique is used to

More information

IN the present era, CMOS image sensors are being extensively

IN the present era, CMOS image sensors are being extensively JOURNAL OF L A TEX CLASS FILES, VOL. 13, NO. 9, JANUARY 2016 1 1/f Noise Reduction using In-Pixel Chopping in CMOS Image Sensor Kapil Jainwal and Mukul Sarkar, Member IEEE arxiv:1807.11577v1 [physics.ins-det]

More information

ADVANCES in CMOS technology have led to aggressive

ADVANCES in CMOS technology have led to aggressive 1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae

More information

Tuesday, March 22nd, 9:15 11:00

Tuesday, March 22nd, 9:15 11:00 Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:

More information

Low-Voltage Rail-to-Rail CMOS Operational Amplifier Design

Low-Voltage Rail-to-Rail CMOS Operational Amplifier Design Electronics and Communications in Japan, Part 2, Vol. 89, No. 12, 2006 Translated from Denshi Joho Tsushin Gakkai Ronbunshi, Vol. J89-C, No. 6, June 2006, pp. 402 408 Low-Voltage Rail-to-Rail CMOS Operational

More information

All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique

All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique All MOS ransistors Bandgap Reference Using Chopper Stabilization echniue H. D. Roh J. Roh DUANQUANZHEN Q. Z. Duan Abstract A 0.6-, 8-μW bandgap reference without BJs is realized in the standard CMOS 0.13μm

More information

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project

More information

Atypical op amp consists of a differential input stage,

Atypical op amp consists of a differential input stage, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents

More information

Lecture 10: Accelerometers (Part I)

Lecture 10: Accelerometers (Part I) Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality

More information

High Voltage Operational Amplifiers in SOI Technology

High Voltage Operational Amplifiers in SOI Technology High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper

More information

L increasingly required for the following applications: 1)

L increasingly required for the following applications: 1) - IEEE JOURNAL OF SOLIII-STATE CIRCUITS, VOL. 31, NO. 7, JULY 1996 933 Micropower CMOS Temperature Sensor with Digital Output Anton Bakker and Johan H. Huijsing, Senior Member, IEEE Abstract-A CMOS smart

More information

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.

More information

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal

More information

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class

More information

Microelectronics Circuit Analysis and Design

Microelectronics Circuit Analysis and Design Microelectronics Circuit Analysis and Design Donald A. Neamen Chapter 3 The Field Effect Transistor Neamen Microelectronics, 4e Chapter 3-1 In this chapter, we will: Study and understand the operation

More information

A Successive Approximation ADC based on a new Segmented DAC

A Successive Approximation ADC based on a new Segmented DAC A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s

More information

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,

More information

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

More information

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,

More information

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407 Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,

More information

The Case for Oversampling

The Case for Oversampling EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ

More information

A/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?

A/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important? 1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios

More information

Design of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration

Design of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,

More information

List of Figures and Photos

List of Figures and Photos List of Figures and Photos p. xiii List of Tables p. xxv Acknowledgements p. xxix A Short History of References p. 1 Introduction p. 1 The first JFETs and op amps p. 3 The first bandgaps p. 5 The buried-zener

More information

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 12, DECEMBER 2008 2769 A Current-Feedback Instrumentation Amplifier With 5 V Offset for Bidirectional High-Side Current-Sensing Johan F. Witte, Member,

More information

Cascode Bulk Driven Operational Amplifier with Improved Gain

Cascode Bulk Driven Operational Amplifier with Improved Gain Cascode Bulk Driven Operational Amplifier with Improved Gain A.V.D. Sai Priyanka 1, S. Subba Rao 2 P.G. Student, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College,

More information

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu

More information

Digitally Tuned Low Power Gyroscope

Digitally Tuned Low Power Gyroscope Digitally Tuned Low Power Gyroscope Bernhard E. Boser & Chinwuba Ezekwe Berkeley Sensor & Actuator Center Dept. of Electrical Engineering and Computer Sciences University of California, Berkeley B. Boser

More information

INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012

INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012 INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered

More information

Understanding Delta-Sigma Data Converters

Understanding Delta-Sigma Data Converters Understanding Delta-Sigma Data Converters Richard Schreier Analog Devices, Inc. Gabor C. Temes Oregon State University OlEEE IEEE Press iwiley- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION Foreword

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

Design of Pipeline Analog to Digital Converter

Design of Pipeline Analog to Digital Converter Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology

More information

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference 1 3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference Xiangyong Zhou 421002457 Abstract In this report a current mode bandgap with a temperature coefficient of 3 ppm for the range from -117

More information

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS) International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational

More information

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication

More information

Design for MOSIS Education Program

Design for MOSIS Education Program Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer

More information

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1 16.1 A 4.5mW Closed-Loop Σ Micro-Gravity CMOS-SOI Accelerometer Babak Vakili Amini, Reza Abdolvand, Farrokh Ayazi Georgia Institute of Technology, Atlanta, GA Recently, there has been an increasing demand

More information

A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology

A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION

A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION TEAM 6: MATTHIEU DURBEC, VALENTIN BERANGER, KARIM ELOUELDRHIRI ECE 6414 SPRING 2017 OUTLINE Project motivation Design overview Body-Electrode

More information

A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC

A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 42-46 A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive

More information

PROCESS and environment parameter variations in scaled

PROCESS and environment parameter variations in scaled 1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar

More information

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This

More information

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of

More information

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )

More information

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) 4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.

More information

MISMATCHES between MOS transistors pose a serious

MISMATCHES between MOS transistors pose a serious 280 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 2, FEBRUARY 2007 A Precision CMOS Amplifier Using Floating-Gate Transistors for Offset Cancellation Venkatesh Srinivasan, Member, IEEE, Guillermo

More information

G m /I D based Three stage Operational Amplifier Design

G m /I D based Three stage Operational Amplifier Design G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using

More information

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN Appendix - C GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering Academic Year: 2016-17 Semester: EVEN COURSE PLAN Semester: VI Subject Code& Name: 10EC63

More information

INF4420 Switched capacitor circuits Outline

INF4420 Switched capacitor circuits Outline INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog

More information

Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and

Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and Copyright is owned by the Author of the thesis. Permission is given for a copy to be downloaded by an individual for the purpose of research and private study only. The thesis may not be reproduced elsewhere

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information