Testing and Validation of Phasor Measurement Based Devices and Algorithms

Size: px
Start display at page:

Download "Testing and Validation of Phasor Measurement Based Devices and Algorithms"

Transcription

1 Tesing and Validaion of Phasor Measuremen Based Devices and Algorihms Final Projec Repor Power Sysems Engineering Research Cener Empowering Minds o Engineer he Fuure Elecric Energy Sysem

2 Tesing and Validaion of Phasor Measuremen Based Devices and Algorihms Final Projec Repor Projec Team Anurag K Srivasava, Projec Leader Saugaa S Biswas, Graduae Suden Washingon Sae Universiy A. P. Sakis Meliopoulos Evangelos Polymeneas, Graduae Suden Yonghee Lee, Graduae Suden Georgia Insiue of Technology PSERC Publicaion Sepember 2013

3 For informaion abou his projec, conac Anurag K Srivasava, Projec Leader Assisan Professor, The School of Elecrical Engineering and Compuer Science Direcor, Smar Grid Demonsraion and Research Invesigaion Lab SGDRIL) Energy Sysems Innovaion Cener ESIC) Washingon Sae Universiy 355 Spokane S, Pullman, Washingon Phone: Fax: asrivas@eecs.wsu.edu Power Sysems Engineering Research Cener The Power Sysems Engineering Research Cener PSERC) is a muli-universiy Cener conducing research on challenges facing he elecric power indusry and educaing he nex generaion of power engineers. More informaion abou PSERC can be found a he Cener s websie: hp:// For addiional informaion, conac: Power Sysems Engineering Research Cener Arizona Sae Universiy 527 Engineering Research Cener Tempe, Arizona Phone: Fax: Noice Concerning Copyrigh Maerial PSERC members are given permission o copy wihou fee all or par of his publicaion for inernal use if appropriae aribuion is given o his documen as he source maerial. This repor is available for downloading from he PSERC websie Washingon Sae Universiy and Georgia Insiue of Technology All righs reserved.

4 Acknowledgemens This is he final repor for he Power Sysems Engineering Research Cener PSERC) research projec iled Tesing and Validaion of Phasor Measuremen Based Devices and Algorihms projec S -45). We express our appreciaion for he suppor provided by PSERC s indusry members and by he Naional Science Foundaion under he Indusry / Universiy Cooperaive Research Cener program. We wish o hank our indusry advisors for heir suppor and help: Jeff Fleeman American Elecric Power), Evangelos Faranaos Elecric Power Research Insiue), Floyd Galvan Energy), Jim Kleisch American Transmission Company), Xiaochuan Luo ISO New England), Bill Middaugh Tri-sae Generaion and Transmission), Reynaldo Nuqui ABB), George Sefopoulos New York Power Auhoriy), and Sanjoy Sarawgi American Elecric Power). Special hanks o Souhern California Ediion o provide inernship opporuniy relaed o PMU performance esing o Saugaa Biswas. We would also like o hank graduae sudens Jeong Kim and Hyojong Lee as well as an undergraduae suden Rory Becksorm a Washingon Sae Universiy for heir help in PMU and PDC esing. Addiionally, we are graeful o Schweizer Engineering Lab, General Elecric, ALSTOM, ERLphase, PONOVO and RTDS, Inc. for heir suppor. i

5 Execuive Summary For upgrading he radiional elecric power sysem o a smar power grid, i is essenial o make several enhancemens a various levels of operaion and conrol, which includes he inegraion of Inelligen Elecronic Devices IEDs), synchrophasor devices, advanced communicaion infrasrucure and efficien monioring and conrolling algorihms ha would make opimum use of hese devices. The even of Augus 14, 2003 blackou in he norh easern Unied Saes and pars of Canada ha affeced almos 50 million people emphasized he need for real ime siuaional awareness, and hus advocaed he use of synchrophasor devices in he power sysem. PMUs enable he wide area visualizaion of a power sysem in real ime by capuring high speed ime-samped snapshos in he form of volage and curren phasors, frequency and rae of change of frequency a he rae of up o 120 frames/second. This kind of ime samping allows he measuremens from differen geographical locaions o be ime-aligned or synchronized, hus providing a precise and comprehensive view of he enire sysem. Synchrophasor echnology enables a good indicaion of he saus or condiion of power grid in real ime. However, before puing he smar devices and algorihms in use in he acual power grid, i is of umos imporance o es and validae heir capabiliies as well as heir accuracy. The moive is o ensure high accuracy of measuremens from synchrophasor devices and he validaion of developed algorihms uilizing synchrophasors, under differen operaing scenarios of he power sysem. This research projec repor mainly focuses on following goals, a) esing and validaion of synchrophasor devices; b) esing of phasor based volage sabiliy and sae esimaion applicaions uilizing a real ime hardware-in-heloop HIL) es bed; and c) uilizaion of PMUs for advanced proecion schemes wih emphasis on dynamic proecion algorihms for ransformers. To achieve hese goals, he esing faciliy based on Real Time Digial Simulaor RTDS) a Washingon Sae Universiy WSU) and WinIGS-T a Georgia Insiue of Technology GIT) were boh upgraded o perform esing of synchrophasor devices and applicaions. For synchrophasor device esing, es sysems and also library of es condiions were developed o simulae sysem scenarios as specified in IEEE C sandard. Tesing for number of phasor measuremen unis PMUs) have been performed agains modeled sandard PMU. Tesing for sofware and hardware phasor daa concenraors PDCs) have been also performed agains limied number of performance crierion. For real ime esing and validaion of phasor based applicaions, we focused on volage sabiliy, sae esimaors and dynamic proecion algorihms for ransformers. These applicaions were simulaed in lab environmen for some example algorihms o check performance and find poenial problems before insalling in indusry grade power sysem. Synchrophasor Device Tesing Tes condiions for PMU s include a) nominal and off-nominal frequency; and b) wih and wihou harmonics, under balanced seady sae condiions while magniude, phase angle and frequency are changed wihin ranges as specified in he IEEE C sandard. For dynamic esing, es condiions include, a) magniude, angle and frequency ii

6 sep change; b) frequency ramp change; and c) ampliude, phase and frequency modulaion. The ess reveal ha he performance of he differen PMUs esed in lab are excellen under seady sae condiions and near nominal frequency. The esed PMUs mee he IEEE Sandard permissible error of oal vecor error. However under dynamic and off nominal frequency here is grea variabiliy among he various manufacurers and he errors can be quie high. All performance daa do no idenify he specific device esed. Also, oal vecor error TVE) for curren is generally higher han volage TVE and TVE is no he same for each phase. Frequency error FE) and rae of change in frequency ROCOF) error RFE) is wihin limis for mos of he cases. For dynamic esing example of one specific PMU, magniude sep change and angle sep change mees he requiremen of response ime and peak overshoo bu no he delay ime. For frequency sep change, requiremens for frequency response ime and peak overshoo are me bu no he ROCOF response ime and delay ime. For, frequency ramp change, requiremens are no me for FE and RFE. For, ampliude phase and frequency modulaion es, PMU fails all performance crierion esing. Tes resuls for PDC show ha he esed PDCs shows saisfacory response in aligning daa and daa validaion es was also successful for differen duraions and reporing rae of daa sreaming, collecion and archival. There is no daa loss, if PMU direcly sreams daa o a PDC wihou going hrough a complex communicaion nework. However, when he PMU sends daa o he PDC via communicaion neworks, here is considerable daa loss. Daa laency, daa rae conversion, forma conversion, phase/ magniude compensaion were found saisfacory for esed PDC s. Synchrophasor Applicaion Tesing The es bed was modified o perform real ime esing of volage sabiliy algorihms using real ime conrollers and real ime digial simulaors. Volage sabiliy algorihm esed in lab shows performance as expeced for line ouages and change in loading condiions. Sae esimaion algorihm is dynamic and perform very well wih ransformer inrush curren, over-exciaion and wih faul condiions. The seing-less proecion approach based on dynamic sae esimaion for he 3-phase ransformer has been proven o be a reliable mehod o proec he ransformer agains inernal fauls. I was shown ha he relay does no rip during normal operaing condiions or fauls ouside he proecion zone. On he oher hand, a rip is decided during he inernal faul. The simulaion resuls verify he heoreical analysis. The compuaion ime needed is wihin he requiremens of he daa acquisiion scheme. Oucomes of his projec include a) Se of sandard accuracy and performance ess for PMUs; b) An enhanced es bed o demonsrae operaion of phasor devices for research/ educaional purposes; c) Evaluaion of PMU based applicaions including volage sabiliy and sae esimaion in real ime; and d) Beer dynamic proecion algorihm for ransformer. iii

7 Performance resuls repored here for PMU and PDC can be used o guide evoluion of he sandards and o provide insigh for manufacurer. Tes resuls also shows need for addiional algorihms o filer ou bad daa for applicaions relaed o ransiens and dynamics as well as real ime conrol. Dynamic proecion algorihms for ransformer proecion can be incorporaed in new relays wih PMU capabiliy. Projec Publicaions: [1]. Saugaa S. Biswas, Jeong Hun Kim and Anurag K. Srivasava, Developmen of a Smar Grid Tes bed and Applicaions in PMU and PDC Tesing, in Norh American Power Symposium NAPS), Urbana, IL, Sepember [2]. Saugaa S. Biswas and Anurag K. Srivasava, Real ime Tesing and Validaion of Smar Grid Devices and Algorihms, in IEEE PES General Meeing, Vancouver, CA, July [3]. Saugaa S. Biswas and Anurag K Srivasava, A Novel Mehod for Disribued Real Time Volage Sabiliy Monioring Using Synchrophasor Measuremens, IREP Symposium, Rehymnon, Cree, Greece, June [4]. Saugaa S Biswas and Anurag K Srivasava, A fas Algorihm for Volage Sabiliy Monioring of Power Sysems wih Consideraion of Load Models, IEEE IAS Meeing, Orlando, FL, Ocober, [5]. Saugaa S. Biswas, Ceeman B. Vellaihurai and Anurag K. Srivasava, " Developmen and Real Time Implemenaion of a Synchrophasor based Fas Volage Sabiliy Monioring Algorihm wih Consideraion of Load Models," submied o IEEE Transacions for Indusrial Applicaions. [6]. Sakis Meliopoulos, George Cokkinides, Zhenyu Tan, Sungyun Choi, Yonghee Lee and Paul Myrda, "Seing-less Proecion: Feasibiliy Sudy", proceedings of HICSS 2013, Maui, HI, January 2013 [7]. A. P. Meliopoulos, E. Polymeneas, Zhenyu Tan, Renke Huang, and Dongbo Zhao, Advanced Disribuion Managemen Sysem, IEEE Transacions on Smar Grid, acceped. [8]. Sakis Meliopoulos, G. J. Cokkinides, S. Grijalva, R. Huang, E. Polymeneas, Paul Myrda, Evangelos Faranaos, Mel Gehrs, Inegraion & Auomaion: From Proecion o Advanced Energy Managemen Sysems, IREP Symposium, Rehymnon, Cree, Greece, June Suden Theses: [1]. Saugaa Biswas, Developmen and validaion of real ime monioring and conrol algorihms for power sysem, Ph.D. hesis, Washingon Sae Universiy, May [2]. Yonghee Lee, Comprehensive Proecion Schemes of a Microgrid and Disribuion Sysems, Ph.D. hesis, Georgia Insiue of Technology, in progress. [3]. Sefan Nwoku, Dynamic Transformer Proecion: a Novel Approach Using Sae Esimaion, Georgia Insiue of Technology, Augus iv

8 Table of Conens 1. Inroducion Background Projec Objecives and Overview Repor Organizaion Synchrophasor Device Tesing RTDS Based Tesing Faciliy Descripion PMU Tesing PDC Tesing WinIGS-T based Tesing Faciliy Descripion PMU Tesing Validaion and Tesing of Synchrophasor Applicaions Volage Sabiliy Algorihms Based on Synchrophasor Daa Inroducion o Volage Sabiliy Tesbed for performing online simulaion of volage sabiliy algorihms Performance of online simulaions of volage sabiliy algorihm Conclusion from Tes Resuls Comparing Sae Esimaion Algorihms Using Synchrophasor Daa Dynamic Sae Esimaion Based Proecion Algorihms for Transformers Descripion of he approach Transformer Seing-less Proecion Approach Descripion Proecion Logic Transformer Seing-less proecion resuls Conclusions on DSE Based Transformer Proecion Conclusions and Fuure Research Direcion Conclusions Fuure Research Direcions References v

9 Lis of Figures Figure 2.1: Tes bed a Washingon Sae Universiy... 3 Figure 2.2: Example of a draf case for simulaing a PMU es condiion... 5 Figure 2.3: Example of RSCAD run case for obaining es measuremens... 6 Figure 2.4: Example of daa archival in sofware PDC... 7 Figure 2.5: Tes condiions for magniude change balanced, nominal)... 9 Figure 2.6: Error analysis for magniude change balanced, nominal) Figure 2.7: Tes condiions for magniude change balanced, off-nominal) Figure 2.8: Error analysis for magniude change balanced, off-nominal) Figure 2.9: Tes condiions for magniude change harmonics, nominal) Figure 2.10: Error analysis for magniude change harmonics, nominal) Figure 2.11: Tes condiions for magniude change harmonics, off-nominal) Figure 2.12: Error analysis for magniude change harmonics, off-nominal) Figure 2.13: Tes condiions for angle change balanced, nominal) Figure 2.14: Error analysis for angle change balanced, nominal) Figure 2.15: Tes condiions for angle change harmonics, nominal) Figure 2.16: Error analysis for angle change harmonics, nominal) Figure 2.17: Tes condiions for frequency change balanced) Figure 2.18: Error analysis for frequency change balanced) Figure 2.19: Tes condiions for frequency change balanced, harmonics) Figure 2.20: Error analysis for frequency change balanced, harmonics) Figure 2.21: Response during sep change in volage magniude Figure 2.22: Response during sep change in volage angle Figure 2.23: Response during sep change in frequency Figure 2.24: Response during ramp change in frequency Figure 2.25: Dynamic es condiions for change in modulaed signal Figure 2.26: Error analysis of he es PMU under given sysem condiion Figure 2.27: Tes bed for esing PDCs wihou communicaion modeling Figure 2.28: Tes bed for esing PDCs wih communicaion model Figure 2.29: Hardware configuraion for esing GPS-synchronized IEDs/ PMU Figure 2.30: Schemaic of sofware archiecure for GPS-synchronized IED esing Figure 2.31: Daa acquisiion sysem block diagram vi

10 Figure 2.32: Laboraory seup for PMU esing Figure 2.33: Laboraory seup for PMU esing Figure 2.34: Illusraion of Toal Vecor Error TVE) Figure 2.35: Illusraion of iming error measuremen Figure 2.36: Illusraion of phase error measuremen Figure 2.37: Tes B-1: Frequency ramp, no harmonics Figure 3.1: Smar grid es bed for simulaion of volage sabiliy algorihm Figure 3.2: Funcional block diagram for simulaion of volage sabiliy algorihm Figure 3.3: IEEE-14 bus es case modeled in RSCAD for real ime simulaion Figure 3.4: RSCAD volage magniude changes a Bus-12 for IEEE 14 bus Figure 3.5: RSCAD showing angle changes a Bus-12 for IEEE 14 bus Figure 3.6: VSAI leading o volage collapse from = 0 s o = 85 s Figure 3.7: IEEE-30 bus es case modeled in RSCAD for real ime simulaion Figure 3.8: RSCAD showing volage magniude changes a bus-30 for IEEE 30 bus Figure 3.9: RSCAD showing angle changes a bus-30 for IEEE 30 bus Figure 3.10: VSAI leading o volage collapse from = 0 s o = 95 s Figure 3.11: Fracional sample inegraion Figure 3.12: Quadraic approximaion of a funcion from hree successive samples Figure 3.13: Sandard PMU algorihm performance Figure 3.14: Archiecure of he dynamic sae esimaion based proecive relay Figure 3.15: Illusraion of ime samples for ieraion of he seing-less relay Figure 3.16: Overall algorihm of sae esimaion Figure 3.17: Tes scheme for verifying he proposed proecion mehod Figure 3.18: Tes sysem for he seing-less proecion Figure 3.19: Seings of he hree-phase ransformer under proecion Figure 3.20: Measuremen signals of he ransformer Tes A: normal operaion) Figure 3.21: Measuremen signals of he ransformer Tes B: energizaion) Figure 3.22: Measuremen signals of he ransformer Tes C: overexciaion) Figure 3.23: Faul locaion in he es sysem es D: hrough faul) Figure 3.24: Measuremen signals of he ransformer Tes D: hrough faul) Figure 3.25: Faul locaion in he es sysem Tes E: inernal faul) Figure 3.26: Measuremen signals of he ransformer Tes E: inernal faul) Figure 3.27: Confidence level of he DSE Tes A: normal operaion) vii

11 Figure 3.28: Curren measuremens, esimaed values, and confidence level Tes A) Figure 3.29: Volage measuremens, esimaed values, and confidence level Tes A).. 91 Figure 3.30: Confidence level of he DSE Tes B: ransformer energizaion) Figure 3.31: Curren measuremens, esimaed values, and confidence level Tes B) Figure 3.32: Volage measuremens, esimaed values, and confidence level Tes B) Figure 3.33: Confidence level of he DSE Tes C: ransformer overexciaion) Figure 3.34: Curren measuremens, esimaed values, and confidence level Tes C) Figure 3.35: Volage measuremens, esimaed values, and confidence level Tes C) Figure 3.36: Confidence level of he DSE Tes D: hrough faul) Figure 3.37: Curren measuremens, esimaed values, and confidence level Tes D) Figure 3.38: Volage measuremens, esimaed values, and confidence level Tes D).. 97 Figure 3.39: Confidence level of he DSE Tes E: inernal faul) Figure 3.40: Curren measuremens, esimaed values, and confidence level Tes E) Figure 3.41: Volage measuremens, esimaed values, and confidence level Tes E) viii

12 Lis of Tables Table 2.1: Library of es condiions for PMU esing... 5 Table 2.2: Tes resuls for response o magniude sep change Table 2.3: Tes resuls for response o angle sep change Table 2.4: Tes resuls for response o frequency sep change Table 2.5: Tes resuls for response o frequency ramp change Table 2.6: Library of PDC ess Table 2.7: Tes resuls for ime alignmen rae = 30 frames / second) Table 2.8: Tes resuls for ime alignmen rae = 60 frames / second) Table 2.9: Tes resuls for daa validaion rae = 30 frames / second) Table 2.10: Tes resuls for daa validaion dae = 60 frames / second) Table 2.11: Tes resuls for daa loss rae = 30 frames / second) Table 2.12: Tes resuls for daa loss rae = 60 frames / second) Table 2.13: Tes resuls for daa loss wih nework rae = 60 frames / second) Table 2.14: Tes resuls for daa laency Table 2.15: Tes resuls for repor rae conversion 60 o 30) Table 2.16: Tes resuls for repor rae conversion 30 o 60) Table 2.17: Tes resuls for forma & coordinae conversion polar o recangular) Table 2.18: Tes resuls for forma & coordinae conversion recangular o polar) Table 2.19: Phase angle adjusmen +5 degrees) Table 2.20: Phase angle adjusmen -5 degrees) Table 2.21: Magniude adjusmen +5%) Table 2.22: Magniude adjusmen -5%) Table 2.23: Tes condiions for seady sae performance Table 2.24: Tes condiions for frequency ramp es Table 2.25: Tes condiions for volage magniude es Table 2.26: Tes condiions for volage magniude sep change Table 2.27: Tes condiions for curren magniude Table 2.28: Tes condiions for volage and curren imbalance ess Table 2.29: Performance evaluaion - individual phase analysis - es signals A Table 2.30: Performance evaluaion - posiive sequence - es signals A Table 2.31: Performance evaluaion - individual phase analysis - es signals B ix

13 Table 2.32: Performance evaluaion - posiive sequence - es signals B Table 3.1: Series of evens leading o volage collapse in IEEE-14 bus es case Table 3.2: VSAI in real ime for each even leading o volage collapse Table 3.3: Propagaion delays beween subsaions and conrol cener Table 3.4: Series of evens leading o volage collapse in IEEE-30 bus es case Table 3.5: VSAI compued in real ime for each even leading o volage collapse Table 3.6: Propagaion delays beween subsaions and conrol cener for 30 bus Table 3.7: Phase error a sampling rae of 8 KHz Table 3.8: All sae variables of he hree-phase ransformer n = 5) Table 3.9: Acual across measuremens for he hree-phase ransformer Table 3.10: Acual hrough measuremens for he hree-phase ransformer Table 3.11: Virual measuremens for he hree-phase ransformer Table 3.12: Pseudo measuremens for he hree-phase ransformer Table 3.13: Transformer parameers idenical a all phases) x

14 1. Inroducion 1.1 Background Implemenaion of he fuure smar grid requires adoping number of new echnologies including inegraion of phasor based devices and new algorihms o uilize synchrophasor daa for various applicaions. These newly developed phasor based applicaions need o be validaed before acual implemenaion. In order o properly evaluae he applicaions, i is imporan o characerize he phasor measuremen unis PMUs) and he qualiy of daa obained wih he PMUs. Tesing of phasor based devices including PMUs and phasor daa concenraors PDCs) for echnical performance are required before insalling in real world applicaion. Uiliies need o assure he reliable operaion of PMUs wih high daa qualiy before hey will inves heavily in hem. PMU daa qualiy is criical especially for conrol applicaions. The updaed Synchrophasor sandard IEEE C released in 2011) defines he requiremens for he PMU measuremens in erms of he seady sae performance evaluaion quaniies like Toal Vecor Error TVE), Frequency Error FE) and Rae of change of Frequency Error RFE), and dynamic evaluaion quaniies like peak overshoo, response ime and delay ime [1, 2]. The sandard specifies es condiions ha include various ranges of signal frequency, magniude and phase angle, as well as levels of harmonic disorion. Norh American Synchro Phasor Iniiaive NASPI) [3] has also addressed he issue of PMU esing o help wih developing echnical guidelines and educaional documens. There are oher parallel effors by researchers, bu PMU applicaions and devices have been evolving over he years and need o be esed wih new developmens. 1.2 Projec Objecives and Overview This research projec mainly focuses on a) esing of phasor devices like PMUs and PDCs; b) esing and validaion of phasor based volage sabiliy and sae esimaion applicaions uilizing an exising real ime hardware-in-he-loop HIL) es bed; and c) uilizaion of PMUs for advanced proecion schemes wih emphasis on dynamic proecion algorihms for ransformers. Two proposed es beds have been uilized, one based on he Real Time Digial Simulaor RTDS) a WSU [4, 5] and anoher based on a digial simulaor WinIGS-T) a GIT. Boh es beds uilize addiional hardware and sofware ools including Phasor Measuremen Unis PMUs), amplifiers, Synchrophasor Vecor Processor SVP), Phasor Daa Concenraors PDC) and Hisorians. Volage sabiliy and sae esimaion algorihms based on PMU daa have been addressed in several publicaions bu here is need for real ime validaion before implemenaion. Dynamic proecion algorihms are in heir infancy - ye hey offer grea promise o provide robus, reliable proecion schemes for he mos difficul proecion problems. The use of PMUs for dynamic proecion algorihms for ransformer proecion has been invesigaed in his projec. Transformer proecion is he bes candidae o es dynamic 1

15 proecion algorihms since inrush currens in ransformers have been known o impose compromises in differenial ransformer proecion. For insance, he many excellen schemes o deal wih inrush currens in ransformer proecion: he algorihms and hardware for idenifying inrush currens are no fully reliable or accurae and as a resul he seings are normally desensiized, proecion acion is delayed and ransformers are subjeced o abnormal condiions longer han necessary. I is generally acceped ha dynamic proecion algorihms have he capaciy o provide more robus, highly selecive and reliable algorihms. This projec provides several poenial benefis including a) Beer dynamic proecion algorihm for ransformer; b) Se of sandard accuracy and performance ess for PMUs and a guide for PMU real ime applicaions resuling in cos reducion and verifiable operaional performance; c) An enhanced es bed o demonsrae operaion of phasor devices for educaional purposes; and d) Evaluaion of PMU based applicaions including volage sabiliy and sae esimaion in real ime. Improved es bed can be used for educaional/ research purpose. 1.3 Repor Organizaion This repor has been organized in four secions. Secion 1 provides inroducion, projec objecives and overview of he problem. Secion 2 provides deails for esing of phasor measuremen devices and phasor daa concenraor using he enhanced es bed a WSU and GIT. Secion 3 presens es resuls for esing and validaion of hree differen phasor applicaions for volage sabiliy, sae esimaion and dynamic proecion. Secion 4 concludes he repor. 2

16 2. Synchrophasor Device Tesing 2.1 RTDS Based Tesing Faciliy Descripion Real Time Digial Simulaor RTDS) is a power sysem simulaor ha simulaes a power sysem buil in RSCAD user inerface sofware in real ime. The RTDS works on he parallel processing echnology of digial signal processors and execues he program developed on is processors. The RTDS no only calculaes and shows he elecrical oupu values in he runime sofware, bu also produces scaled oupu signals digial as well as analog) hrough he oupu inerface cards incorporaed ino is sysem. Figure 2.1: Tes bed a Washingon Sae Universiy The RTDS faciliy insalled a he Smar Grid Demonsraion & Research Invesigaion Lab SGDRIL), WSU, consiss of one rack wih hree Giga Processor Cards GPCs) and wo PB5 Cards for processing required compuaions in real ime. Oher componens include: a) One Giga Transceiver Worksaion Inerface Card GTWIF) for inerfacing he RSCAD user sofware wih he GPC cards of he RTDS; b) one Giga Transceiver Digial Inpu Card GTDI) for aking in inpu digial signals from exernal devices like PMU/ relays; c) one Giga Transceiver Fron Panel Inerface card GTFPI) for aking in 3

17 inpu digial signals and giving ou oupu digial signals from and o hardware devices like relays; d) hree Giga Transceiver Analog Oupu Card GTAO) for providing analog oupu signals o hardware devices like PMUs for measuring elecrical quaniies; e) one Giga Transceiver Analog Inpu Card GTAI) for aking in analog inpu signals from hardware devices; f) one Giga Transceiver Nework Inerface Card GTNET) for inerfacing a number of differen nework proocols wih he RTDS simulaor; and g) one Giga Transceiver Synchronizaion Card GTSYNC) for synchronizing he RTDS simulaion ime sep o an exernal ime reference like he GPS clock. Addiionally, es bed consiss of number of PMU devices, phasor daa concenraors PDCs), synchrophasor vecor processors SVP), conrollers, and amplifiers. Fig. 2.1 shows he lab seup a WSU PMU Tesing Inroducion PMUs enable he wide area visualizaion of a power sysem in real ime by capuring high speed ime-samped snapshos in he form of volage and curren phasors, frequency and rae of change of frequency a he rae of 30/60/120 Frames / second [6]. This kind of ime samping allows he measuremens from differen geographical locaions o be ime-aligned or synchronized, hus providing a precise and comprehensive view of he enire sysem. Hence, synchrophasor echnology enables a good indicaion of he saus or condiion of power grid in real ime. However, before puing he smar devices and algorihms in use in he acual power grid, i is of umos imporance o es and validae heir capabiliies as well as heir accuracy. The moive is o ensure high reliabiliy and accuracy of hese devices and he developed algorihms, under differen operaing scenarios of he power sysem Library of Tes Condiions IEEE Sandard for Synchrophasors C [7] is he laes sandard ha provide he PMU performance conformance es deails. This Sandard has been divided ino wo pars - C and C , where he former specifies he ess required for PMU measuremen performance conformance, while he laer specifies he ess required for PMU communicaion performance conformance. In his projec, he PMU measuremen performance ess have been performed as menioned in IEEE C ). Also addiional ess ha are no in he presen sandard have been performed, keeping in mind some of he realisic sysem condiions in which he PMUs are supposed o operae when deployed in subsaions. Thus, he specially designed es library performs a comprehensive performance analysis of he PMUs. The library of es condiions has been creaed in he RTDS using es case as shown in fig Individual es cases have been creaed in he RTDS Draf case so as o generae he es signals. The ideal PMU is he GTNET PMU available in he RTDS. The draf case is se up in such a way he es PMU is conneced o he same bus as ha of he GTNET PMU, so ha boh he PMUs ge he same measuremens as heir inpus. 4

18 Figure 2.2: Example of a draf case for simulaing a PMU es condiion Main Caegory of PMU Tesing Seady Sae Tess Dynamic Tess Table 2.1: Library of es condiions for PMU esing Quaniies Changed during Tesing Volage & Curren Magniude Sysem Condiions during Tesing PMU Performance Evaluaion Parameers TVE, FE, RFE TVE, FE, RFE Sysem is balanced Sysem is a off-nominal frequency Sysem has harmonics TVE, FE, RFE Sysem is a off-nominal TVE, FE, RFE frequency and has harmonics Volage & Curren Sysem is balanced TVE, FE, RFE Angle Sysem has harmonics TVE, FE, RFE Frequency Sysem is balanced TVE, FE, RFE Sysem has harmonics TVE, FE, RFE Volage Magniude Sysem is balanced, a nominal Response Time, Sep frequency, wihou harmonics Delay Time, Volage Angle Sep Frequency Sep Frequency Ramp Ampliude, Phase & Frequency Modulaion Sysem is balanced, a nominal frequency, wihou harmonics Sysem is balanced, a nominal frequency, wihou harmonics Sysem is balanced, a nominal frequency, wihou harmonics Sysem is balanced, a nominal frequency, wihou harmonics % Peak Overshoo Response Time, Delay Time, % Peak Overshoo Frequency Response Time, ROCOF Response Time, Delay Time, % Peak Overshoo FE, RFE TVE, FE, RFE 5

19 The able 2.1 shows he library of es condiions used for analyzing he performance of PMUs. I can be seen from he able 2.1 ha he PMU esing has been broadly classified as seady sae ess and dynamic ess. The basic ess menioned in he IEEE C Sandard have been performed, in addiion o which he ess have been performed under varying sysem condiions. I is imporan o es he PMU wih parameer changes under differen condiions, especially during he seady sae performance analysis, as i is of umos imporance o analyze he behavior of he PMU under such realisic sysem condiions, for insance volage and curren magniude changing when harmonics are presen a off-nominal frequency condiions. The ranges of parameer or quaniy variaion as menioned in he 2nd column of able 2.1) and he hresholds of performance evaluaion crieria as menioned in he 4h column of able 2.1) have been nearly kep he same as ha menioned in he sandard. The change of sysem parameers or quaniies) has been scriped in RTDS Runime as shown in fig Figure 2.3: Example of RSCAD run case for obaining es measuremens Performance of PMU Tesing Once he library of PMU es condiions is creaed in he RSCAD-RTDS, he PMU esing is performed in several sages. These include he following Sep-1: Running he individual es cases in he RTDS The RTDS draf case has he GTNET PMU conneced in such a way ha i ges he same inpu measuremens as he es PMU. The es PMU ges he low level analog signals from he GTAO card of he RTDS. The GTAO card in urn ges he same inpu measuremens as obained by he GTNET PMU. Wih his configuraion, individual scrip files have been wrien in he RTDS ha keep changing he quaniies and 6

20 parameers auomaically as menioned in able 2.1. These measuremens obained by running he es cases are fed ino he GTNET PMU and he es PMU. Sep-2: Collecing he daa of he individual es cases in he PDC from he PMUs A PDC SEL-5073) has been used o collec all he es daa of seady sae ess and dynamic ess from he PMU under es and he ideal PMU i.e. he GTNET PMU in he RTDS) as shown in fig Following are he daa ha are archived in he PDC for he es PMUs and he GTNET PMU -> Time Samp in he PMU -> Volage Magniude of Phase A measured by he PMU -> Volage Angle of Phase A measured by he PMU -> Volage Magniude of Phase B measured by he PMU -> Volage Angle of Phase B measured by he PMU -> Volage Magniude of Phase C measured by he PMU -> Volage Angle of Phase C measured by he PMU -> Curren Magniude of Phase A measured by he PMU -> Curren Angle of Phase A measured by he PMU -> Curren Magniude of Phase B measured by he PMU -> Curren Angle of Phase B measured by he PMU -> Curren Magniude of Phase C measured by he PMU -> Curren Angle of Phase C measured by he PMU -> Frequency measured by he PMU -> ROCOF measured by he PMU Figure 2.4: Example of daa archival in sofware PDC 7

21 Sep-3: Analysis of he daa of he individual es cases based on IEEE-C Sandard Once all he daa is archived in he PDC, his archived daa is analyzed o find he conformance of he es PMU o he Sandard requiremens. The performance evaluaion parameers for each es as menioned in able 2.1) are compued for he es daa analysis as per he formulae menioned in he Sandard. Following is a brief descripion of hese performance evaluaion parameers - a) Toal Vecor Error TVE) - Where, X n) r and X ı n) are he sequences of esimaes given by he es PMU, and Xrn) and Xin) are he sequences of values of he measuremens a he insans of ime n) read by he ideal PMU GTNET PMU). b) Frequency Error FE) - Where, f rue is he frequency measured by he ideal PMU GTNET PMU), and f measured is he frequency measured by he ideal PMU. c) Rae of Change of Frequency or ROCOF Error RFE) - Where, df ) d rue is he ROCOF measured by he ideal PMU GTNET PMU), and df is he ROCOF measured by he es PMU. d ) rue d) Measuremen Response Time - Measuremen response ime is he ime o ransiion beween wo seady-sae measuremens before and afer a sep change is applied o he inpu. I shall be deermined as he difference beween he ime ha he measuremen leaves a specified accuracy limi and he ime i reeners and says wihin ha limi when a sep change is applied o he PMU inpu. This shall be measured by applying a posiive or negaive sep change in phase or magniude or frequency o he PMU inpu signal. The inpu signal shall be held a a seady-sae condiion before and afer he sep change. The only inpu signal change during his es shall be he parameer ha have been sepped. e) Measuremen Delay Time - Measuremen delay ime is defined as he ime inerval beween he insan ha a sep change is applied o he inpu of a PMU and measuremen ime ha he sepped parameer achieves a value ha is halfway beween he iniial and final seady-sae values. Boh he sep ime and measuremen ime are measured on he UTC ime scale. This measuremen shall be deermined by applying a posiive or negaive sep change in phase or magniude or frequency o he PMU inpu signal. The inpu signal shall be held 8

22 a a seady-sae condiion before and afer he sep change. The only inpu signal change during his es shall be he parameers) ha have been sepped. f) Peak Overshoo - This is he maximum value by which he measured value exceeds he final seady sae value when a posiive sep change is applied in phase or magniude or frequency o he PMU inpu signal. The inpu signal shall be held a a seady-sae condiion before and afer he sep change. The only inpu signal change during his es shall be he parameers) ha have been sepped Conclusion from Tes Resuls All he ess menioned in able 2.1 have been performed on PMUs from differen vendors. The naure of PMU behavior are mosly he same qualiaively amongs hose esed. In his secion, he es condiions and resuls of 1 es PMU "PMU-A" have been discussed, which is a qualiaive represenaion of he oher PMUs ha have been esed. Example of sysem es condiions in RSCAD is shown in fig A) Discussion on Seady Sae Tess - Volage & Curren Magniude Change during balanced sysem condiions: Figure 2.5: Tes condiions for magniude change balanced, nominal) 9

23 Figure 2.6: Error analysis for magniude change balanced, nominal) From fig. 2.6, when he sysem is balanced and is a nominal frequency wihou harmonics, following observaions can be made - i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are very high above 1%) when he PMU measures curren phasors far below he nominal curren value. Gradually, as he curren measuremen approaches he nominal value, he TVEs decrease and go below he permissible hreshold of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be significanly higher han he volage TVEs. vi) FE is much below he permissible hreshold value. vii) RFE is also much below he allowed hreshold value. 10

24 Volage & Curren Magniude Change under Off-nominal sysem frequency condiions: Figure 2.7: Tes condiions for magniude change balanced, off-nominal) Figure 2.8: Error analysis for magniude change balanced, off-nominal) 11

25 Fig. 2.7 shows sysem es condiion in RTDS. As shown in fig. 2.8, when he sysem is balanced and is a off-nominal frequency 58 Hz) wihou harmonics, following observaions can be made - i) The volage TVEs of all he 3 phases are higher han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are very much higher han he allowed hreshold of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be significanly higher han he volage TVEs. vi) FE is much below he permissible hreshold value, bu is a lile higher han he es condiion when he sysem frequency was a nominal value. vii) RFE is higher han he es case when he sysem frequency was a nominal value. I can be seen ha a some poin, he RFE also has exceeded he allowed hreshold value. Volage & Curren Magniude Change under when harmonics 3rd, 5h, 7h, and 9h orders) exis in he sysem: Figure 2.9: Tes condiions for magniude change harmonics, nominal) 12

26 Figure 2.10: Error analysis for magniude change harmonics, nominal) Fig. 2.9 shows he es condiions and fig shows error analysis. When he sysem is balanced and is a nominal frequency wih harmonics, following observaions can be made- i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are very high above 1%) when he PMU measures curren phasors far below he nominal curren value. Gradually, as he curren measuremen approaches he nominal value, he TVEs decrease and go below he permissible hreshold of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be significanly higher han he volage TVEs. vi) FE is much below he permissible hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average FE is much higher when harmonics are presen. This is an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of FE when harmonics are presen. vii) RFE is also much below he allowed hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average RFE is much higher when harmonics are presen. This is also an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of RFE when harmonics are presen. 13

27 Volage & Curren Magniude Change under Off-nominal sysem frequency condiions when harmonics are also presen: Figure 2.11: Tes condiions for magniude change harmonics, off-nominal) Figure 2.12: Error analysis for magniude change harmonics, off-nominal) 14

28 Based on es condiion of fig. 2.11, and fig. 2.12, when he sysem is balanced and is a off-nominal frequency wih harmonics, following observaions can be made - i) The volage TVEs of all he 3 phases are higher han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are very much higher han he allowed hreshold of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be significanly higher han he volage TVEs. vi) FE is much below he permissible hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average FE is much higher when harmonics are presen. This is an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of FE when harmonics are presen. vii) RFE is also much below he allowed hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average RFE is much higher when harmonics are presen. This is also an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of RFE when harmonics are presen. viii) Amongs all he es condiions discussed above when he volage and curren magniudes are changed, he performance of he PMU deerioraes he mos when he sysem is a off-nominal frequency and also has harmonics. Volage & Curren Angle Change under balanced sysem condiions: Figure 2.13: Tes condiions for angle change balanced, nominal) 15

29 Figure 2.14: Error analysis for angle change balanced, nominal) From fig and fig. 2.14, when he sysem is balanced and is a nominal frequency wihou harmonics, following observaions can be made i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are lesser han he permissible hreshold of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be higher han he volage TVEs. vi) FE is much below he permissible hreshold value. vii) RFE is also much below he allowed hreshold value. Volage & Curren Angle Change under when harmonics 3rd, 5h, 7h, and 9h orders) exis in he sysem: From fig and 2.16 when he sysem is balanced and is a nominal frequency wih harmonics, following observaions can be made i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are very high above 1%) irrespecive of he curren magniude. iv) The curren TVEs of all he 3 phases are no he same. 16

30 v) On he whole, curren TVEs are found o be significanly higher han he volage TVEs. vi) FE is much below he permissible hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average FE is much higher when harmonics are presen. This is an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of FE when harmonics are presen. vii) RFE is also below he allowed hreshold value. If a comparison is made wih he es cases when harmonics are no presen, i has been seen ha he average RFE is much higher when harmonics are presen. This is also an expeced behavior, because of which he IEEE Sandard has also increased he permissible hreshold value of RFE when harmonics are presen. Figure 2.15: Tes condiions for angle change harmonics, nominal) 17

31 Figure 2.16: Error analysis for angle change harmonics, nominal) Frequency Change under balanced sysem condiions: Figure 2.17: Tes condiions for frequency change balanced) 18

32 Figure 2.18: Error analysis for frequency change balanced) Based on es condiions in fig and error analysis from fig. 2.18, when he sysem is balanced wihou harmonics, following observaions can be made - i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1% when he sysem is a nominal frequency 60 Hz). However, as he sysem frequency moves away from he nominal value boh, above and below, he TVEs sar increasing rapidly. I can be seen ha a 58 Hz and 62 Hz, he volage TVEs exceed he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are lesser han he hreshold value of 1% when he sysem is a nominal frequency 60 Hz). However, as he sysem frequency moves away from he nominal value boh, above and below, he TVEs sar increasing rapidly. I can be seen ha a 58 Hz and 62 Hz, he curren TVEs exceed he hreshold value of 1%. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be higher han he volage TVEs. vi) FE is much below he permissible hreshold value. vii) RFE is also below he allowed hreshold value. 19

33 Figure 2.19: Tes condiions for frequency change balanced, harmonics) Figure 2.20: Error analysis for frequency change balanced, harmonics) 20

34 From fig and fig. 2.20, when he sysem is balanced wih harmonics, following observaions can be made - i) The volage TVEs of all he 3 phases are much lesser han he hreshold value of 1% when he sysem is a nominal frequency 60 Hz). However, as he sysem frequency moves away from he nominal value boh, above and below, he TVEs sar increasing rapidly. I can be seen ha a 58 Hz and 62 Hz, he volage TVEs exceed he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are mosly higher han he hreshold value of 1% and are quie random independen of he frequency values unlike volage TVEs. iv) The curren TVEs of all he 3 phases are no he same. v) On he whole, curren TVEs are found o be higher han he volage TVEs. vi) FE is much below he permissible hreshold value. vii) RFE is also below he allowed hreshold value. B) Discussion on Dynamic Tess - Volage Magniude Sep Change: Figure 2.21: Response during sep change in volage magniude Following are he analyical resuls of he PMU performance during he sep change in volage magniude fig. 2.21) - 21

35 Table 2.2: Tes resuls for response o magniude sep change Evaluaion Parameers Resuls of he Tes PMU Allowable Values as per IEEE-C Response Time in seconds) Delay Time in seconds) % Peak Overshoo From he resuls able 2.2, i can be seen ha he PMU under es - i) Mees he requiremen of response ime. ii) Does no mee he requiremen of delay ime iii) Mees he requiremen of % peak overshoo Volage Angle Sep Change: Figure 2.22: Response during sep change in volage angle Table 2.3: Tes resuls for response o angle sep change Evaluaion Parameers Resuls of he Tes PMU Allowable Values as per IEEE-C Response Time in seconds) Delay Time in seconds) % Peak Overshoo

36 From he resuls as shown in fig and able 2.3, i can be seen ha he PMU under es- i) Mees he requiremen of response ime. ii) Does no mee he requiremen of delay ime iii) Mees he requiremen of % peak overshoo Frequency Sep Change: Figure 2.23: Response during sep change in frequency Table 2.4: Tes resuls for response o frequency sep change Evaluaion Parameers Resuls of he Tes PMU Allowable Values as per IEEE-C Response Time in seconds) ROCOF Response Time in seconds) Delay Time in seconds) % Peak Overshoo From he resuls shown in fig and able 2.4, i can be seen ha he PMU under es - i) Mees he requiremen of frequency response ime ii) Does no mee he requiremen of ROCOF response ime iii) Does no mee he requiremen of delay ime iv) Mees he requiremen of % peak overshoo 23

37 Frequency Ramp Change: Figure 2.24: Response during ramp change in frequency Table 2.5: Tes resuls for response o frequency ramp change Evaluaion Parameers Resuls of he Tes PMU Allowable Values as per IEEE-C Maximum FE in Hz) Maximum RFE in Hz/s) From he resuls as shown in fig and able 2.5, i can be seen ha he PMU under es- i) Does no mee he requiremen of FE ii) Does no mee he requiremen of RFE Ampliude, Phase & Frequency Modulaion Changes: From fig and 2.26, when he ampliude, phase and frequency modulaion is done in he sysem, following observaions can be made - i) The volage TVEs of all he 3 phases are much higher han he hreshold value of 1%. ii) The volage TVEs of all he 3 phases are no he same. iii) The curren TVEs of all he 3 phases are much higher han he hreshold value of 1%. iv) The curren TVEs of all he 3 phases are no he same. 24

38 Figure 2.25: Dynamic es condiions for change in modulaed signal Figure 2.26: Error analysis of he es PMU under given sysem condiion 25

39 v) On he whole, curren TVEs are found o be higher han he volage TVEs. vi) FE is much higher han he permissible hreshold value. vii) RFE is iniially below he allowed hreshold limi. Bu as he frequency modulaion increases, he RFE goes on increasing rapidly, and exceeds he allowed hreshold value. From he analysis of he seady sae and dynamic ess, i can be seen ha he PMU under es behaves differenly under differen sysem condiions. The ess performed on he PMU under es provides a comprehensive coverage of he performance of he PMU. I has been seen ha he PMU under es saisfies mos of he es crieria as menioned in he sandard, bu fails some of hem PDC Tesing Inroducion A Phasor Daa Concenraor PDC) works as a node in a communicaion nework where synchrophasor daa from a number of PMUs or PDCs is processed and fed ou as a single sream o he higher level PDCs and/or applicaions. Synchrophasor daa may include ime samped 3-phase volage magniudes, volage angles, curren magniudes, curren angles, frequency, rae of change of frequency ROCOF), real and reacive power, digial signals like circui breaker swich saus, ec. The PDC processes synchrophasor daa by imesamp o creae a sysem-wide measuremen se. PDCs can have several modes of operaion. For insance, he local PDCs aggregae and ime-align synchrophasor daa from muliple PMUs in a subsaion and feed he daa o applicaions. Mid-level and higher-level PDCs collec synchrophasor daa from muliple PDCs, conduc daa qualiy checks, ime align he daa and feed he daa o applicaions. The PDCs may be recognized as a funcion raher han as a sand-alone device or hardware/sofware package, and can be inegraed ino oher sysems and devices. A srucured hierarchy of disribued PDCs may be formed o serve a hierarchy of sysems: subsaion, uiliy, conrol area, reliabiliy coordinaor, and inerconnecion level. Disribued PDCs may also inerac wih each oher on a peer-o-peer basis among uiliies, conrol areas, and reliabiliy coordinaors. A PDC is expeced o perform some of he imporan funcions in he synchrophasor infrasrucure as saed below - a) Daa Aggregaion - This is he basic funcion of a PDC. I refers o he sreaming and accumulaion of he synchrophasor daa from he PMUs) in he PDC. The daa aggregaion funcionaliy of a PDC is required for real ime sysem monioring as well as pos-even analysis. Daa aggregaion funcion could be performed wih or wihou ime alignmen. I should preserve daa qualiy, ime qualiy, and ime synchronizaion indicaions from each signal, and include he daa qualiy informaion assigned by he individual sending devices o he oupu daa frames. 26

40 Daa coming ino a PDC has been ime samped by he PMU wih a ime referenced o UTC, absolue ime. Daa aggregaion wih ime alignmen refers o waiing for daa wih a given imesamp from all sources, placing ha daa in a packe, and forwarding i. The PDC aligns he daa received from PMU/PDC according o heir imesamps, no heir arriving order or arriving ime. Time alignmen o absolue ime refers o waiing no more han a specified absolue wai ime afer a imesamp ime for daa wih ha imesamp. This requires ha he PDC is synchronized o UTC. Time alignmen o relaive ime refers o waiing no more han a specified relaive wai ime afer an even. An even may be he arrival of he firs daa wih a specific imesamp. For some applicaions, i is desirable o receive a se of synchrophasor measuremens wih minimum laency. However, o reduce daa loss due o lae daa arrival, longer wai imes are needed, which in urn increase laency. To address hese conflicing requiremens i.e. no loss of daa due o lae arrival and minimum laency, a PDC could aggregae all he daa required for he oupu desinaion wihou ime alignmen and ransmi i periodically. b) Daa Forwarding - To minimize PDC laency, a PDC needs o suppor daa forwarding. Daa forwarding is performed eiher from one inpu o one oupu, or from one inpu o muliple oupus. No daa aggregaion is performed in his case. Daa forwarding can be performed wihou daa modificaion or wih daa modificaions ha may include daa forma and coordinae conversion, phase and magniude adjusmens for calibraion purposes), decimaion, inerpolaion, ec. c) Daa Validaion - A PDC is supposed o perform basic daa validaion and check he daa arriving a he PDC. This includes checking he ime qualiy of all PMUs as well as he daa saus flags. For his purpose, daa inegriy checks such as cyclic redundancy check [CRC] can be performed on all received daa. Any errors deeced and suspeced corrup daa should be flagged in oupu daa sreams). d) Daa Communicaion - This funcion allows a PDC o connec wih oher devices via serial and Eherne based communicaion neworks so ha he PDC can receive synchrophasor daa. The synchrophasor sysem communicaions include boh daa sreaming daa and configuraion informaion) and command communicaions. Daa ransfer is ypically clien-server based using eiher auo-iniiaion or a daa reques command. In he auoiniiaion mode, daa ransmission is implemened wihou waiing for any reques from any desinaion devices/applicaions for each individual daa poin in he series. In he daa reques command mode of operaion a clien he PDC) sends a daa reques command o he server a PMU or anoher PDC). The server hen responds wih he requesed daa. The daa communicaions in a synchrophasor sysem could be one-o-one i.e., from one source o one desinaion) and/or one-o-many i.e., from one source o muliple desinaions). Eiher mode may be implemened on Eherne based neworks, bu serial neworks are generally one-o-one unless he serial connecion is specially modified 27

41 o allow a one-o-many connecion. The command communicaions of a synchrophasor sysem includes various synchrophasor command frames. For example for IEEE Sd C , he synchrophasor command frames provide commands o he PMU o iniiae sreaming, o sop sreaming, o rerieve he header frame, o rerieve he configuraion frame, and o execue user-defined conrols. The command communicaions of a synchrophasor sysem may be one-o-one using serial or Eherne neworks. When using Eherne neworks, command communicaions ypically uses TCP over IP, bu can also use UDP over IP. Command communicaions are independen of he proocols used for he daa ransmission. e) Daa Transfer Proocols Suppor and Conversion - Synchrophasor daa from PMUs may be available in differen synchrophasor daa ransfer proocols such as IEEE Sandard C37.118, IEEE Sandard , IEC , ec. A PDC should be able o suppor a leas one of hese proocols for seamless sreaming of daa from he PMUs) i is conneced o. If a PDC suppors muliple synchrophasor daa ransfer proocols, i should conver synchrophasor daa from one synchrophasor daa ransfer proocol o anoher o he exen possible. f) Daa Laency Compuaion - In a packe-swiched nework, daa laency is he ime delay beween a sender ransmiing a packe and a user receiving i. Because communicaion raffic volume and errors in ransmission can affec inermediae delays, laency is someimes no very predicable. Applied o he PMU/PDC sysem, here are muliple sources of synchrophasor daa laency could be due o he following reasons - i) Physical disance beween he wo ends of he sysem, ii) Processing of he packe in inermediae nework devices, iii) PMU calculaion and processing ime, iv) PMU PDC daa ransmission ime, v) PDC processing ime. Daa laency will be differen a differen poins in a hierarchical daa nework. I will increase cumulaively a successive daa desinaions such as he subsaion PDC, he TO conrol cener PDC, he ISO conrol cener PDC. g) Reporing Rae Conversion - The reporing rae conversion refers o he change of he reporing rae of a daa sream o be differen from he inpu daa sream e.g., 30 frames per second fps) o 15 fps, or 30 fps o 60 fps). Reporing rae conversion funcions are very useful for - i) Merging synchrophasor daa arriving a differen reporing raes from differen sources, ii) Convering available daa o a rae ha is mos suiable for a specific applicaion using synchrophasor daa. A PDC should ideally include boh down-conversion and up-conversion funcions. If his funcion is no provided, i should be clearly saed in he PDC s specificaion by he manufacurer. Along wih his, any limiaions in he conversion funcions should also be specified. The PDC should suppor inpu rae conversion from all raes specified in IEEE 28

42 Sandard C o oupu sreams having any rae specified in IEEE Sd C Reporing rae conversion should be user-configurable o accommodae he compaibiliy needs of all he devices and applicaions in he synchrophasor sysem, as well as all he applicaions ha migh be using he daa from he PDC. h) Daa Adjusmens - The PDC funcion requires he incoming daa o be eiher copied ino he oupu daa sream, or convered o a differen forma e.g., recangular/polar, floaing/fixed poin). The daa are expeced o be essenially unchanged. However, a imes, a PDC may be required o perform magniude or phase adjusmens on he incoming signal. There could be wo ypes of such adjusmens: i) Calibraion ype adjusmens, ii) Bulk ype adjusmens. Each of hese adjusmens is expeced o be se manually, based on calibraion facors, phase roaion sequence, ransformer raios, phase angles, ec. Calibraion ype adjusmens are hose ha require small changes o he magniude/phase of a signal, ypically wihin 5% of he magniude, or wihin 5 degrees of he phase. The purpose of calibraion adjusmens is o compensae for errors in he measuremen chain. These may be useful for a PDC, especially for a subsaion PDC, bu generally, his funcion is performed in a PMU. Bulk ype phase and magniude adjusmens are hose ha require large changes o he phase/magniude of a synchrophasor signal. These are useful, for example, when a signal needs o be referenced across a ransformer when he phase idenificaion of he desinaion sysem is differen ABC versus ACB) from he source sysem, or when he quaniies are being referenced across a wye-dela or sar-dela) ransformer Library of Tes Condiions Table 2.6: Library of PDC ess Tes No. PDC Funcionaliy Tes 1. Time Alignmen of Daa 2. Daa Validaion 3. Daa Loss 4. Daa Laency 5. Reporing Rae Conversion 6. Forma & Coordinae Conversion 7. Phase & Magniude Adjusmen IEEE Sandard for PDC esing C specifies he ess ha need o be performed on PDCs. From he pool of ess, some of he imporan ess have been performed a SGDRIL, WSU. Table 2.6 provides he library of es condiions. The descripions of he funcionaliy ess have been provided in Secion

43 Performance of PDC Tesing Two differen es beds have been creaed for esing PDCs. Fig provides he funcional schemaic diagram of he es bed used for performing PDC ess where daa loss due o long disance communicaion issues has no been esed. This simulaes an environmen in which he PMU and he PDC are locaed in he same subsaion. Fig provides he funcional schemaic diagram of he es bed used for performing PDC ess where daa loss due o long disance communicaion issues has also been esed. This simulaes an environmen in which he PMU and he PDC are locaed in he differen subsaions or he PMU is sending daa from a subsaion o a PDC locaed in he conrol cener. Figure 2.27: Tes bed for esing PDCs wihou communicaion modeling Figure 2.28: Tes bed for esing PDCs wih communicaion model In fig. 2.28, NS3 i.e. Nework Simulaor 3 has been used o model long disance communicaion delays and laencies in a sysem nework. NS3 is a discree-even simulaor argeed primarily for research and educaional use and is an open-source projec. I is he successor o he highly popular NS2, bu NS3 has been wrien from scrach and no derived from NS2. I uses C++ for scriping wih pyhon bindings. NS3 suppors emulaion mode of operaion and has he abiliy o simulae communicaion issues in real ime. 30

44 Conclusion from Tes Resuls A) Discussion on Tes-1: Time Alignmen of Daa Table 2.7: Tes resuls for ime alignmen rae = 30 frames / second) Time Duraion of Daa Collecion in PDCs Number of Daa Frames Sreamed Number of Time Alignmen Errors in PDC-A Number of Time Alignmen Errors in PDC-B 30 minues hour hours hours hours Table 2.8: Tes resuls for ime alignmen rae = 60 frames / second) Time Duraion of Daa Collecion in PDCs Number of Daa Frames Sreamed Number of Time Alignmen Errors in PDC-A Number of Time Alignmen Errors in PDC-B 30 minues hour hours hours hours From he resuls presened in able 2.7 and 2.8, i can be seen ha for differen duraions and reporing rae of daa sreaming, collecion and archival, he esed PDCs were able o align daa w.r.. he GPS clock ime signal referenced o he UTC. Boh he es PDCs passed he daa ime alignmen es. B) Discussion on Tes-2: Daa Validaion Table 2.9: Tes resuls for daa validaion rae = 30 frames / second) Level of Sysem Volage Simulaed using RTDS) Number of Daa Errors in PDC-A Number of Daa Errors in PDC-B 13.8 kv kv kv kv kv

45 Table 2.10: Tes resuls for daa validaion dae = 60 frames / second) Level of Sysem Volage Simulaed using RTDS) Number of Daa Errors in PDC-A Number of Daa Errors in PDC-B 13.8 kv kv kv kv kv 0 0 For Daa Validaion Tes, decimal poins of each daa should be idenical. Rounding off he daa wih higher number of decimal poins was used o solve his issue. Afer round off all daa validaion es wih CRC check was performed. From he resuls presened in able 2.9 and 2.10, i can be seen ha for differen reporing rae of daa sreaming, collecion and archival, he esed PDCs good performance wih daa errors. Boh he es PDCs passed he daa validaion es. C) Discussion on Tes-3: Daa Loss As discussed earlier, daa loss has been sudied using wo differen esbeds - one in a small nework where he PMU sreams daa direcly o a PDC hrough a nework swich, and he oher one in which NS3 nework simulaor) is used beween he PMU and he PDC o model communicaion issues in he sysem nework. Table 2.11 and 2.12 show he resuls of daa loss when he es is carried ou on a small nework wihou NS3 simulaor. Time Duraion of Daa Collecion in PDCs Table 2.11: Tes resuls for daa loss rae = 30 frames / second) Number of Daa Frames Sreamed Number of Daa los in PDC-A Number of Daa los in PDC-B 30 minues hour hours hours hours Time Duraion of Daa Collecion in PDCs Table 2.12: Tes resuls for daa loss rae = 60 frames / second) Number of Daa Frames Sreamed Number of Daa los in PDC-A Number of Daa los in PDC-B 30 minues hour hours hours hours

46 Table 2.13 shows he resuls of daa loss when he es is carried ou on a larger nework using NS3 simulaor. Table 2.13: Tes resuls for daa loss wih nework rae = 60 frames / second) Time Duraion of Daa Collecion in PDCs Number of Daa Frames Sreamed Number of Daa los in PDC-A Number of Daa los in PDC-B 1 hour From Tables 2.11 and 2.12, i can be seen ha when a PMU direcly sreams daa o a PDC such ha he daa does no need o go hrough any complex communicaion nework), here is no daa loss. However, when he PMU sends daa o he PDC via communicaion neworks, here is considerable daa loss. For PDC-A, here is 1.02% daa loss, whereas for PDC-B, here is 0.986% daa loss. Time Duraion of Daa Collecion in PDCs Table 2.14: Tes resuls for daa laency Number of Daa Frames Sreamed Average Laency for PDC-A Average Laency for PDC-B 30 minues ms ms 1 hour ms ms 6 hours ms ms 12 hours ms ms 24 hours ms ms D) Discussion on Tes-4: Daa Laency Table 2.14 shows he daa laency when he PMU sends daa o a PDC hrough he communicaion nework as shown in figure From he above able i can be seen ha for he same es seup, on an average PDC-A performs beer han PDC-B. E) Discussion on Tes-5: Reporing Rae Conversion Tables 2.15 and 2.16 show he performance of he es PDCs for reporing rae conversion comprising of down-rae conversion from 60 Frames / second o 30 Frames / second and 30 Frames / second o 60 Frames / second. Table 2.15: Tes resuls for repor rae conversion 60 o 30) Down-rae conversion from 60 F/s o 30 F/s) Funcion Suppored Funcion Suppored in PDC-A in PDC-B Saisfacory Saisfacory 33

47 Table 2.16: Tes resuls for repor rae conversion 30 o 60) Up-rae conversion from 30 F/s o 60 F/s) Funcion Suppored Funcion Suppored in PDC-A in PDC-B Saisfacory Saisfacory I can be seen from boh he above resul ables ha he es PDCs show saisfacory performance for his es. F) Discussion on Tes-6: Forma & Coordinae Conversion Tables 2.17 and 2.18 show he performance of he es PDCs for Forma & Coordinae Conversion from polar o recangular and recangular o polar respecively. Table 2.17: Tes resuls for forma & coordinae conversion polar o recangular) Polar o Recangular form) Funcion Suppored Funcion Suppored in PDC-A in PDC-B Saisfacory Saisfacory Table 2.18: Tes resuls for forma & coordinae conversion recangular o polar) Recangular o Polar form) Funcion Suppored Funcion Suppored in PDC-A in PDC-B Saisfacory Saisfacory I can be seen from boh he above resul ables ha he es PDCs show saisfacory performance for his es. G) Discussion on Tes-7: Phase & Magniude Adjusmen Tables 2.19 and 2.20 show he performance of he es PDCs for phase adjusmen of +5 degrees and -5 degrees respecively in he PDCs w.r.. he phase angle daa sreamed by he PMU. On he oher hand, Tables 2.21 and 2.22 show he performance of he es PDCs for magniude adjusmen of +5% and -5% respecively in he PDCs w.r.. he magniude daa sreamed by he PMU. These adjusmens are of high imporance when calibraion needs o be done a he PDC level. Table 2.19: Phase angle adjusmen +5 degrees) Funcion Suppored in PDC-A Saisfacory Funcion Suppored in PDC-B Saisfacory 34

48 Table 2.20: Phase angle adjusmen -5 degrees) Funcion Suppored in PDC-A Saisfacory Funcion Suppored in PDC-B Saisfacory Table 2.21: Magniude adjusmen +5%) Funcion Suppored in PDC-A Saisfacory Funcion Suppored in PDC-B Saisfacory Table 2.22: Magniude adjusmen -5%) Funcion Suppored in PDC-A Saisfacory Funcion Suppored in PDC-B Saisfacory I can be seen from boh he above resul ables ha he es PDCs show saisfacory performance for his es. All he ess in able 2.6 have been carried ou successfully. However, while carrying ou he ess, we realized no having performance evaluaion hreshold crieria for PDCs like wha is available for PMUs) in he IEEE Sandard for PDCs C WinIGS-T based Tesing Faciliy Descripion The purpose of his approach is o provide a high fideliy esing and characerizaion of he performance of PMU devices from several manufacurers ABB, Macrodyne, Arbier, GE, SEL, TESLA, ec.). The aim is o answer he following key quesions regarding PMU performance: How accurae are he currenly available PMU devices under differen operaing condiions boh magniude and phase wih accuracy of pu and 0.01 degrees respecively)? Augmening relays wih PMU funcionaliy has been proposed. Are modern relays wih PMU funcionaliy able o deliver boh funcions proecion and GPS synchronizaion) reliably? Wha are he suggesed improvemens proposed for he nex generaion of PMU s? Wha is he mos appropriae esing framework for evaluaing he performance of curren PMU devices? Wihin his projec, we have recognized ha PMU esing and performance evaluaion is a difficul ask, because of he requiremen for high accuracy measuremens and iming 35

49 iming of a fracion of a microsecond is required). Hence, high accuracy equipmen and algorihms have been employed o ensure accurae characerizaion. Since i is unrealisic o creae devices ha generae phasors wih accuracy of pu in magniude and 0.01 degrees in phase, we developed a differen approach: generae waveforms wih sandard waveform generaing equipmen, feed hem o he PMUs under esing and capure he inpu of he PMUs wih high precision daa acquisiion sysems. In order o compare he phasors provided by he PMU under esing i is necessary o develop a high accuracy phasor compuaion mehod. Such a mehod has been developed and we refer o i as he sandard PMU described in a laer secion. Thus, he proposed esing procedure is based on accuraely recording he inpu of he PMU and processing i wih he sandard PMU, which is an exremely accurae procedure o compue fundamenal frequency phasor wih zero leakage specrum. Subsequenly, he oupu of he sandard PMU is compared wih he oupu of he PMU being esed, yielding a performance evaluaion of ha device. One specific issue is o sudy he performance of PMU devices ha combine proecive relaying funcionaliies wih GPS synchronizaion, such as he G60, SEL-421, ec. In his projec, various faul scenarios are generaed by he signal generaor, including various faul condiions o which he relay is supposed o respond, esing boh he accuracy relay s proecive funcion and he accuracy of is PMU funcion, answering he quesion wheher relays wih PMU funcionaliy are able o combine he wo funcions accuraely. Finally, he uilizaion of GPS synchronized equipmen will mos likely be in subsaions in a muli-vendor environmen. I is imporan in his case o develop mehods for comparaive esing of GPS synchronized equipmen from differen vendors. Wihin he scope of his projec, he performance of PMU devices from various vendors has been evaluaed. Regarding PDC performance, of major imporance is a) he abiliy of he PDC o imealign PMU daa and combine hem ino one sream of daa, while minimizing laencies and b) he abiliy of he PDC o fully suppor he sandards so ha ineroperabiliy is achieved. Anoher desired characerisic is he abiliy of he PDC o monior he observed laencies and idenify he sources of laency, hus providing useful repors ha could be used owards PDC redesign. Finally, i is desired for he PDC o be able o inelligenly handle missing daa, e.g. by inerpolaing using available daa and assigning larger measuremen errors o inerpolaed daa PMU Tesing Descripion of approach In order o accuraely es PMU equipmen, a measuremen accuracy beer han one microsecond is needed. However, i mus be noed ha creaing inpu waveforms of ha accuracy requires exremely expensive equipmen. Hence, he approach followed in his projec is o generae he inpu signals from inexpensive, and relaively low accuracy equipmen and subsequenly measure he waveforms in he inpu of he PMU devices being esed using a daa acquisiion sysem wih beer han one microsecond accuracy iming) and pu magniude accuracy. Such daa acquisiion sysems are relaively inexpensive and available unlike equipmen ha is able o generae inpu signals of ha 36

50 accuracy). The end resul, however, is he same and accurae esing of he PMU devices is esablished. The approach is oulined in he sequel. Fig shows he esing approach followed in his projec. The hardware insallaion suggesed in fig has been insalled in he Power Sysems Conrol and Auomaion lab locaed in he ECE Van Leer building of he Georgia Tech Campus. The signal generaor is able o provide a hree phase volage and curren of conrollable magniude and frequency as an inpu o he GPS synchronized device being esed. Also, i is able o simulae unbalanced and fauled condiions. As menioned above, a very high precision 24 bi, 10Ms/s A/D digiizer, GPS synchronized is used o measure he generaed inpu waveforms. Simulaneously, he relay daa are capured hrough he communicaion channels of he relay, as shown in fig [8-9]. The accuraely measured device inpus and he device recording are supplied o a personal compuer for comparison Daa acquisiion compuer in fig. 2.30). The comparison of he wo daa ses is performed in he program WinXFM. This program is able o accuraely compare wo ses of daa namely phase difference up o 0.01 o and magniude error up o 0.005%). The overall approach is illusraed in fig and he specific ess are described nex. GPS Clock IRIG-B 1kPPS 1PPS Relay Under Tes PC 300Ms/s, 12 bi, 8 Channel Waveform.Gen. Digial Daa RS232 / Eherne ) Power Amplifier 300W/chan Audio Amps) Xfmr 10Ms/s, 16 bi, 2 Channel Digiizer Divider Figure 2.29: Hardware configuraion for esing GPS-synchronized IEDs/ PMU The daa acquisiion sysem is illusraed in more deail in fig in block diagram form. I consiss of a Naional Insrumens PXI plaform wih 8 channels of 24 bi A/D converers wih maximum sampling rae of 200 ksps. 37

51 Figure 2.30: Schemaic of sofware archiecure for GPS-synchronized IED esing Figure 2.31: Daa acquisiion sysem block diagram 38

52 The converer sampling clock is obained from a 10 MHz signal provided from an oven conrolled crysal oscillaor disciplined o he GPS 1-PPS signal Trimble Thunderbol-E uni). The A/D converers are riggered by a clock pulse generaed by a second GPS receiver locaed wihin he PXI plaform. This sysem achieves UTC synchronized sampling wih ypical accuracy of less han 100 nanoseconds. As a resul he sysem exceeds he accuracy sandard ha we se as he goal for his esing. Figure 2.32: Laboraory seup for PMU esing Figure 2.33: Laboraory seup for PMU esing The PMU performance evaluaion procedure oulined above has been implemened in he laboraory insallaion of he Power Sysem Conrol and Auomaion Lab in Georgia 39

53 Tech. The es seup has he capabiliy o generae up o 18 channels of arbirary volage and curren waveforms a he sandard levels for PMU inpus nominally up o 120 vols and 5A). Generaed waveforms can be reproduced from digiized daa sored as COMTRADE files or synhesized based on user defined mahemaical expressions. For he purpose of validaing he phasor sream generaed by he device under es, he es seup includes a reference high precision daa acquisiion sysem. This sysem includes 8 digial o analog converer channels wih sampling synchronized o UTC ime wihin 100 nanosecond accuracy. An overview of he laboraory seup is shown in fig A phoograph of he laboraory is shown in fig In order o achieve proper characerizaion of a GPS-synchronized device, he following feaures are esed: a) Error analysis of boh iming accuracy and magniude accuracy over a generally acceped range of operaing condiions defined in erms of: Frequency Frequency Rae of Change Volage Magniudes Curren Magniudes Harmonics Imbalances b) Abiliy o communicae using sandard proocols, especially conformiy wih he IEEE Sandard C Figure 2.334: Illusraion of Toal Vecor Error TVE) 40

54 There are no sandardized ess, bu a sandard is being developed for ha purpose by he NASPI group and adoped by IEEE. Under he IEEE sandard, PMU s should be benchmarked by he Toal Vecor Error TVE), shown in fig A TVE of 1% includes all phasors ha lie wihin a circle cenered a he correc phasor wih radius equal o 1% of he exac phasor magniude. However, his would imply a phase angle error of as much as o, which severely underesimaes he angle measuremen accuracy of modern PMU s which is much greaer han he magniude accuracy). While we suppor his sandard, i is imporan o noe ha our esing goes furher han he sandard. Specifically, we separaely esed PMU performance wih accuracy beer han pu in magniude and 0.01 degrees in phase or beer han 1 microsecond in iming). In oher words our esing is segregaed in magniude and iming. The specific es procedures are described in erms of merics ha define performance and inpu es waveforms. The following performance merics are evaluaed for error analysis: Time or Phase Accuracy Magniude Accuracy Frequency Accuracy Figure 2.345: Illusraion of iming error measuremen 41

55 Time or Phase Accuracy: The ime accuracy of a daa acquisiion device can be evaluaed in wo ways, depending on he ype of daa ha can be downloaded from he device under es: a) If sampled waveform daa are available poin on wave daa) he ime accuracy can be direcly deermined by comparison of he sample sequence obained from he device under es o he corresponding sample sequence obained from he reference daa acquisiion device. The ime accuracy is hen exraced from he sample sequences using an esimaion based approach. Le a k be he sample sequence obained from he device under es and b k he sample sequence from he reference device. Le Δ be a variable represening he ime error of he device under es, and c a variable represening he magniude error. The variables Δ and c can be deermined by minimizing an objecive funcion JΔ,c) wih respec o Δ and c, which is defined as follows: N J = a k 1 + c)b k ) 2 k=0 where b k-δ represens a re-sampled version of he original sequence from he device under es wih ime delay Δ. This procedure is illusraed in fig b) If he device under es generaes phasor daa such as a C synchrophasor sream) hen he iming accuracy is deermined by comparing he phasor phase angles. Fig illusraes his procedure. Magniude Accuracy: As wih ime accuracy, he magniude accuracy is measured eiher using poin on wave daa if available) or phasor daa. These wo approaches as described in he previous secion also provide magniude accuracy evaluaion. Frequency Accuracy: The frequency accuracy is measured as a percenage difference beween he frequency compued by he device under es and he known frequency of he inpu waveform. Noe ha he sandard PMU also accuraely racks he frequency of he sampled daa sequence a a rae equal o he phasor compuaion rae up o 60 imes per second). Noe ha racking waveform fundamenal period is necessary for accurae phasor compuaions. The frequency compuaion is performed by observing he rae of change of phase angle beween successive cycles. Specifically, he following expression yields he fundamenal frequency as a funcion of successively compued phase angle values: f k = f φ k φ k 1 2π where φ k an φ k-1 are wo successively compued phase angles, and f 0 is he nominal power frequency. The communicaions merics deermine wheher he device under es complies wih he IEEE Sandard C for synchrophasor communicaions. In addiion o ime ag, 42

56 frequency and phasor magniude and phase, C for synchrophasor frames conain addiional informaion such as reference clock accuracy and qualiy codes, and various user assignable configuraion parameers such as saion name, phasor, analog and saus channel names. Furhermore, mos PMUs eiher conain a buil in GPS receiver for obaining UTC ime reference, or accep a ime synchronizaion signal using he IRIG-B sandard proocol. Communicaion merics are defined which esablish ha he device under es performs as specified by he relevan sandards. Specifically, communicaions merics esing includes monioring he synchrophasor sream accuracy and clock qualiy codes for various GPS clock saes, such as low saellie signal o noise raio, loss of GPS ime lock for various duraions, recovery of GPS lock afer loss of lock ec. These condiions have been simulaed by simply disconnecing he GPS clock for PMUs wih exernal GPS clock) or by simply puing a meallic objec over he GPS anenna o limi he signal for PMUs wih inernal GPS clock. Figure 2.356: Illusraion of phase error measuremen Tes Condiions In order o fully characerize PMU performance, he following ess are performed: Timing Accuracy: Deermine he iming accuracy of he digiized samples. The accuracy is expressed in erms of microseconds wih precision 0.5 microseconds. The iming accuracy direcly affecs he phase measuremen. For each one microsecond error in iming he phase has an error of 0.02 degrees. Frequency Tess: Deermine he frequency error over hree differen ranges defined below. Three ranges: Range 1: nominal ± 0.25 Hz Range 2: nominal ± 2.5 Hz 43

57 Range 3: nominal ± 5 Hz The frequency ess revealed differences among he various manufacurers resuling from he algorihms hey use for phase and frequency measuremens. A fundamenal frequency, all algorihms provided he same resul bu a off-nominal frequencies, differences did exis. Frequency Ramp: Deermine he frequency ramp error over hree frequency ramp raes defined below. Three ranges: Range 1: 0.05 Hz per sec. for 5 sec. Range 2: 0.25 Hz per sec. for 10 sec. Range 3: 0.5 Hz per sec. for 10 sec. These ess revealed differences among manufacurers. In addiion o he algorihms menioned above, differences exised among various manufacurers because of using differen ime windows by various manufacurers and differen filers. Volage Magniude: Deermine he volage magniude error in he following volage magniude range. Range: nominal 25% o nominal +20% Volage Phase: Deermine he volage phase error in he following volage magniude range. Range: nominal 50% o nominal +30% The phase accuracy is direcly relaed o he iming accuracy. In addiion, anoher source of errors and differences is he fron end analog filers used as well as digial filers a he A/D converer level. Volage Magniude Sep Change: Deermine he volage magniude sep change error in he following sep volage change values. Tes 1: nominal 1% o nominal +1% Tes 2: nominal 5% o nominal +5% Tes 3: nominal 50% o nominal +10% Elecric Curren Magniude: Deermine he curren magniude error in he following wo elecric curren ranges: Two Ranges: nominal 80% o nominal + 100% non relaying devices) Two Ranges: nominal 80% o nominal % relaying devices) Elecric Curren Phase: Deermine he elecric curren phase error in he following wo elecric curren ranges. Two Ranges: nominal 80% o nominal + 100% non relaying devices) Two Ranges: nominal 80% o nominal % relaying devices) 44

58 Elecric Curren Imbalance: Deermine he elecric curren imbalance measuremen error in he following elecric curren imbalance ranges oal of four): Volage negaive sequence range: zero o 5% Volage zero sequence range: zero o 5% Curren negaive sequence range: zero o 20% Curren zero sequence range: zero o 20% Table 2.23: Tes condiions for seady sae performance Tes Designaion Fundamenal Frequency Toal Harmonic Disorion A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 0 A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % A Hz 5 % Tesing of Relay/ PMU Devices: One addiional es was performed for dual funcion devices, i.e. PMU capabiliy and relay funcions. Presenly here are many dual funcion devices relays wih PMU capabiliy). For hese devices, wo series of ess have been performed: a) he GPS-synchronizaion funcion has been esed under heavy relaying aciviy. For his purpose, he inpu signals o he dual funcion device has been generaed by a power sysem simulaion program and conain muliple faul condiions. The mehodology ha we have developed can evaluae he iming errors under hese condiions. Because in his case he waveforms are no near quasi-seady sae, direc iming error measuremen are performed insead of phase error measuremen. b) he PMU funcions, as defined in he IEEE sandard 118, and he relaying funcions, as defined by he manufacurer, are esed under several scenarios of muliple faul aciviy. The following relay funcions have been included in he scenarios: 1) phase and ground 45

59 disance, 2) overcurren, 3) direcional overcurren, 4) ime overcurren and 5) ou of sep. For each of he scenarios he following are deermined: a) accuracy of he PMU reporing funcion as defined in he IEEE Sd C37.118, b) accuracy of he relay operaion as defined in he manufacurers manuals. Tes Signals: A number of es signals has been developed for performing he above menioned esing procedure. The es waveforms are described below. Tes A: Seady Sae Tess a Various Frequencies: The es waveform is a consan frequency periodic waveform wih various levels of harmonic disorion. For each es, he following parameers are measured: a) iming error, b) magniude error, and c) frequency error. The inpu es waveforms are defined in able Tes B: Frequency Ramp Tess: The es waveforms are of consan ampliude and wih frequency increasing or decreasing a a consan rae of change. For each es, he following are parameers are measured: a) iming error, b) magniude error, and c) frequency error. The following es waveforms comprise he frequency ramp es se as given in able Tes Designaion Table 2.24: Tes condiions for frequency ramp es Iniial Frequency & Duraion Ramp Rae & Duraion Final Frequency & Duraion Toal Harmonic Disorion Tes B-1 60 Hz, 5 sec +0.1 Hz/s, 5 s 60.5 Hz, 5 sec 0 Tes B-2 60 Hz, 10 sec 0.1 Hz/s, 5 s 59.5 Hz, 5 sec 0 Tes B-3 60 Hz, 10 sec +0.5 Hz/s, 10 s 65.0 Hz, 5 sec 0 Tes B-4 60 Hz, 10 sec 0.5 Hz/s, 10 s 55.0 Hz, 5 sec 0 Tes B-5 60 Hz, 10 sec +1.0 Hz/s, 10 s 70.0 Hz, 5 sec 0 Tes B-6 60 Hz, 10 sec 1.0 Hz/s, 10 s 50.0 Hz, 5 sec 0 Table 2.25: Tes condiions for volage magniude es Tes Fundamenal Magniude Designaion Frequency C Hz 50 %, C Hz 70 % C Hz 130 % C Hz 50 % C Hz 70 % C Hz 130 % C Hz 50 % C Hz 70 % C Hz 130 % 46

60 Tes C: Volage Magniude Tess: A se of consan magniude and frequency sinusoidal waveforms a various magniudes and frequencies. For each es, he following are measured: a) iming error, b) magniude error, and c) frequency error. The following inpu es waveforms are used see able 2.25). Tes D: Volage Magniude Sep Change Tess: The es waveforms are sinusoidal, of consan frequency, and each conains six sep magniude changes 5 seconds apar. For each es, he following are measured: a) iming error, b) magniude error, and c) frequency error. Table 2.26 shows following inpu es waveforms defined: Tes Designaion Table 2.26: Tes condiions for volage magniude sep change Frequency Hz) Magniude %) Magniude %) Magniude %) Magniude %) Magniude %) Magniude %) Tes D Tes D Tes D Tes E: Elecric Curren Magniude Tess: Consan curren periodic waveforms of various frequencies, magniudes, and harmonic disorions. For each es, he following are measured: a) iming error, b) magniude error, and c) frequency error. The following inpu es waveforms are used as given in able 2.27: Table 2.27: Tes condiions for curren magniude Tes Designaion Fundamenal Frequency Magniude % of Raing) Tes E Hz 20 Tes E Hz 50 Tes E Hz 200 Tes E Hz 800 Tes E Hz 2000 Tes E Hz 20 Tes E Hz 50 Tes E Hz 200 Tes E Hz 800 Tes E Hz 2000 Tes E Hz 20 Tes E Hz 50 Tes E Hz 200 Tes E Hz 800 Tes E Hz 2000 The percenage values refer o he device raed curren 1A or 5A). 47

61 Tes Designaion Table 2.28: Tes condiions for volage and curren imbalance ess Fund. Frequency Posiive Sequence Volage Negaive Sequence Zero Sequence Posiive Sequence Curren Negaive Sequence Zero Sequence F Hz 100 % 2 % 2 % 100 % 5 % 5 % F Hz 100 % 5 % 5 % 100 % 20 % 20 % F Hz 100 % 2 % 2 % 100 % 5 % 5 % F Hz 100 % 5 % 5 % 100 % 20 % 20 % F Hz 100 % 2 % 2 % 100 % 5 % 5 % F Hz 100 % 5 % 5 % 100 % 20 % 20 % c:\000\neerac projec\es b-1 - Mar 15, 2008, 14:58: samples/sec Samples VAY V) VBY V) VCY V) IAY A) IBY A) ICY A) VA_FREQ Hz) CA_FREQ Hz) :58:3214:58:3314:58:3414:58:3514:58:3614:58:3714:58:3814:58:3914:58:4014:58:414:58:4214:58:4314:58:4414:58:4514:58:46 Figure 2.37: Tes B-1: Frequency ramp, no harmonics 48

62 Tes F: Volage and Curren Imbalance Tess: Three phase volage and curren waveforms conaining various levels of imbalance defined in erms of sequence componens. For each es, he following are measured: a) iming error, b) magniude error, and c) frequency error. The following inpu es waveforms are used as shown in able Tes G: Composie Waveform Tesing Tesing Under Faul Condiions of Relay/PMU Devices): The signals for his es include normal operaing condiions inerruped wih fauls ha are cleared. Muliple fauls are simulaed resuling in exposure of he device under es in muliple fauls. Tes Table 2.29: Performance evaluaion - individual phase analysis - es signals A Magniude Error %) Phase Error Deg) Toal Vecor Error %) VA VB VC VA VB VC VA VB VC A A A A A A A A A A A A A A A A A A A A A A A A A A

63 For limiing he size of his repor, he signal waveforms are no included hey are however available in elecronic form - in COMTRADE forma). As an example, he waveform for Tes B-1 case is depiced in fig for Freq=60Hz for 5 secs, ramping rae +0.1 Hz/sec for 5 secs, Freq=60.5Hz for anoher 5 seconds Performance of PMU esing Table 2.30: Performance evaluaion - posiive sequence - es signals A Tes Maximum Magniude Error %) Maximum Phase Error Deg) Maximum TVE %) Frequency Error Hz) A A A A A A A A A A A A A A A A A A A A A A A A A A For keeping he repor concise, he deailed es resuls are no included here. Insead we provide represenaive performance repor for one device wihou idenifying he device. You will noe ha he performance daa are idenified by he es, i.e. es A-1, B-3, ec. The performance daa are expressed in erms of magniude error, phase error and oal 50

64 vecor error for individual phase phasors and for posiive sequence phasor as well as frequency error. Only represenaive es resuls are presened in able 2.29 o able Table 2.31: Performance evaluaion - individual phase analysis - es signals B Phase Error Deg) Magniude Error %) Toal Vecor Error %) Tes VA VB VA VB VC VC VA VB VC B B B B B B Table 2.32: Performance evaluaion - posiive sequence - es signals B Tes Maximum Magniude Error %) Maximum Phase Error Deg) Maximum TVE %) Frequency Error Hz) B B B B B B Conclusion from Tes Resuls The ess reveal ha he performance of he various PMU esed are excellen under seady sae condiions and near nominal frequency. The esed PMUs mee he IEEE Sd permissible error of oal vecor error. However under ransien and off nominal frequency here is grea variabiliy among he various manufacurers and he errors can be quie high. All performance daa do no idenify he specific device esed. 51

65 3 Validaion and Tesing of Synchrophasor Applicaions 3.1 Volage Sabiliy Algorihms Based on Synchrophasor Daa Inroducion o Volage Sabiliy Unil he las wo decades, power sysems could afford o be overdesigned. Bu now due o he increasing loads, environmenal limiaions on he expansion of ransmission sysem and high compeiion amongs he ransmission uiliies, he power sysems are being pushed o heir sabiliy limis. Due o hese facors, hey now operae under severely sressed condiions. This in urn has increased he chances of he power sysem o exhibi unsable behavior ha is ofen characerized by volage insabiliy, someimes even leading o a oal collapse or blackou). As numerous volage insabiliy incidens have occurred around he globe in recen years, volage sabiliy sudies have gained momenum. Volage sabiliy has now become one of he major concerns in he planning and operaion of all power sysems. A. Definiions of Volage Sabiliy There have been several revisions in he definiion of volage sabiliy and volage collapse over a period of years [10]. Following are he acceped definiions i) According o IEEE [1990]: Volage collapse is he process by which volage insabiliy leads o loss of volage in a significan par of he sysem. ii) According o CIGRE [1993]: Volage insabiliy is he absence of volage sabiliy, and resuls in progressive volage collapse or increase). iii) According o Kundur [1994]: Volage sabiliy is he abiliy of a power sysem o mainain seady accepable volage a all buses in he sysem a normal operaing condiions, and afer being subjeced o a disurbance. iv) According o IEEE / CIGRE Join Task Force [2004]: Volage sabiliy refers o he abiliy of a power sysem o mainain seady volages a all buses in he sysem afer being subjeced o a disurbance from a given iniial operaing condiion. I depends on he abiliy o mainain / resore equilibrium beween load demand and load supply from he power sysem. Insabiliy ha may resul occurs in he form of progressive fall or rise of volages of some buses. Volage collapse is he process by which he sequence of evens accompanying volage insabiliy leads o a blackou or abnormally low volages in a significan par of he power sysem. B. Classificaion of Volage Sabiliy Based on he naure of he phenomenon of volage sabiliy or insabiliy), following classificaion has been advocaed in [10] 52

66 i) ii) iii) iv) Large Disurbance Volage Sabiliy Refers o sysem s abiliy o mainain seady volages afer large disurbance such as sysem fauls, loss of generaion, or circui coningencies. Small Disurbance Volage Sabiliy Refers o sysem s abiliy o mainain seady volages when subjeced o small perurbaions such as incremenal changes in sysem load. Shor Term Volage Sabiliy Refers o a disurbance period of he order of several seconds. Long Term Volage Sabiliy Refers o a disurbance period of he order of several or many minues. C. A Brief Noe on Applicaion of Synchrophasor Technology for Volage Sabiliy Assessmen The even of Augus 14, 2003 blackou in he norh easern Unied Saes and pars of Canada ha affeced almos 50 million people, emphasized he use of ime-synchronized recording devices in he Repor of US-Canada Power Sysem Ouage Task Force. Such synchrophasor devices like Phasor Measuremen Unis PMUs) enable coninuous wide area visualizaion of a power sysem nework in he form of ime samped volage and curren phasors. Following are some of he benefis ha Synchrophasor echnology provides as compared o he radiional SCADA echnology i) PMUs can provide synchrophasor daa a he rae of 30/60/120 phasor daases per second as compared o 1 daase in 4 seconds as provided by SCADA echnology. ii) Synchrophasor echnology direc measuremen of volage and curren angles a he bus or a branch using ime reference UTC obained from GPS saellie clocks, and hus here is no need for calculaing hese values using a sae esimaor as required if SCADA echnology is used. iii) Synchrophasor echnology provides a wide area view of he power sysem in he form of ime synchronized measuremens from differen geographically locaed subsaions, as compared o local non-ime synchronized measuremens obained using SCADA echnology. Hence, synchrophasor echnology enables a good assessmen of power grid sress like volage insabiliy Tesbed for performing online simulaion of volage sabiliy algorihms This secion gives a brief descripion of each of he hardware devices and sofware used in he es bed a Smar Grid Demonsraion & Research Invesigaion Lab SGDRIL) a WSU, along wih each of heir poenial applicaions [5]. 53

67 Real Time Digial Simulaor Real Time Digial Simulaor RTDS) is a power sysem simulaor ha simulaes a power sysem buil in RSCAD user inerface sofware in real ime. The RTDS works on he parallel processing echnology of digial signal processors and execues he program developed on is processors. The RTDS no only calculaes and shows he elecrical oupu values in he runime sofware, bu also produces scaled oupu signals digial as well as analog) hrough he oupu inerface cards incorporaed ino is sysem. The RTDS presen in he SGDRIL, WSU, consiss of one rack wih hree Giga Processor Cards GPCs) for processing all compuaions in real ime; one Giga Transceiver Worksaion Inerface Card GTWIF) for inerfacing he RSCAD user sofware wih he GPC cards of he RTDS; one Giga Transceiver Digial Inpu Card GTDI) for aking in inpu digial signals from exernal devices like relays; one Giga Transceiver Fron Panel Inerface card GTFPI) for aking in inpu digial signals and giving ou oupu digial signals from and o hardware devices like relays; hree Giga Transceiver Analog Oupu Card GTAO) for providing analog oupu signals o hardware devices like PMUs for measuring elecrical quaniies; one Giga Transceiver Analog Inpu Card GTAI) for aking in analog inpu signals from hardware devices; one Giga Transceiver Nework Inerface Card GTNET) for inerfacing a number of differen nework proocols wih he RTDS simulaor; and one Giga Transceiver Synchronizaion Card GTSYNC) for synchronizing he RTDS simulaion ime sep o an exernal ime reference like he GPS clock. GPS Clock A GPS clock provides he ime synchronizaion signal o all he synchrophasor devices, so ha all hese devices are in ime sync wih each oher and he daa ime samping is done simulaneously irrespecive of heir geographical locaion. The requiremen of a GPS clock o send such ime signals is ha i mus lock wih 4 GPS saellies hrough he GPS anenna. This kind of precise ime synchronizaion amongs all he devices is criical for deailed even analysis. In SGDRIL, here are wo GPS clocks SEL-2407 and PONOVO PGPSO2. These devices provide IRIG-B ype ime pulse oupus for he synchrophasor device IRIG-B inpus. Relays / PMUs / DFRs These are he Inelligen Elecronic Devices IEDs) ha form he hear of he smar grid es bed. Advancemens in high speed and reliable microprocessor based programmable relays in conjuncion wih advanced communicaion echnology embedded in such devices make monioring and conrol asks much more efficien han heir predecessors. Many of hese relays have faul finding feaure, which reduces he faul finding ime by abou 50%. Many relay manufacurers also provide he synchrophasor measuremen module i.e. a PMU) along wih he relay module, which means he monioring as well as conrol module, boh are in he same device. Many of hese devices have even recording feaure for pos even analysis purposes. In he es bed, here are differen kinds of relays, mean for generaor proecion, moor proecion, ransmission line proecion, 54

68 ransformer proecion, capacior bank proecion, reacor proecion, ec. Relays/PMUs in he es bed include SEL nos.) wih synchrophasor measuremen feaure for nondirecional and direcional overcurren proecion, enhanced breaker monioring, pilo proecion scheme, auoreclosure conrol, and under-frequency loadshedding; SEL no.) for muli-winding curren differenial proecion, overcurren proecion, resriced earh faul proecion; SEL nos.) wih synchrophasor measuremen feaure for high speed disance proecion, direcional overcurren proecion, for pilo proecion scheme, auoreclosure conrol, and breaker failure monioring and conrol; GE-D60 1 no.) wih synchrophasor measuremen feaure for 5-zone quad or mho ype disance proecion, direcional overcurren proecion, muliple sandard pilo proecion schemes, single pole or hree pole ripping applicaions, 4-sho auoreclosure conrol, synchronism check for dual breaker operaion, ou of sep ripping and power swing blocking operaions; MICOM Alsom P847 1 No.) mainly for synchrophasor measuremen purpose; and TESLA 3000 disurbance recorder from ERLphase 1 No.) wih synchrophasor measuremen opion mainly for recording power sysem daa in hree domains: high speed ransien fauls in seconds), low speed dynamic swing in minues), and coninuous rend 10 seconds o 1 hour inervals). Curren & Volage Amplifiers The RTDS produces low level signals a is oupu pors as menioned earlier in II. A) These low level signals are inadequae o rigger he funcioning of he Relays, PMUs and DFRs excep for he ones manufacure by SEL, which have a special low level inerface ha can accep low level signals for is operaion). Thus hese signals need o be amplified o ge he volage and curren wihin he accepable range of each device for i o funcion properly. In SGDRIL, WSU, here is one curren amplifier and one volage amplifier from PONOVO. The curren amplifier has 6 oupu curren channels of range 0-30A wih maximum oupu power of 210VA, and has a ypical curren accuracy of < 0.1%. The volage amplifier has 6 oupu volage channels of range 0-250V wih a maximum oupu power of > 75VA, and has a ypical volage accuracy of < 0.1%. Phasor Daa Concenraor A Phasor Daa Concenraor PDC) aggregaes synchrophasor daa from a number of PMUs and also from PDCs a he lower ier of daa acquisiion. Aggregaed daa will be correlaed wih idenical ime-ags o creae a sysem wide measuremen se and archived o rerieve and use for fuure work. PDC has addiional funcions as well. I performs real-ime daa qualiy checks and calculaions involving high daa acquisiion raes such as 30 samples per second or higher like 120 samples per second. Since real-ime daa qualiy checks and calculaions should be done before he nex daa se arrive, he speed of performance mus be very quick. Some PDCs can down-sample sored daa o feed hem direcly o applicaions such as SCADA ha use daa a slower sample raes. A PDC is abided by sreaming proocol sandards such as IEEE C for boh he phasor daa inpu and he combined daa oupu sream o inerface wih daa-using applicaions. PDCs are available as hardware as well as sofware. The PDC presen in he es bed of SGDRIL is of boh ypes hardware as well as sofware. The sofware PDC is SEL-5073 wih inegraed daa archiving feaure ha runs on Microsof Windows based compuing 55

69 plaform. Daa can be archived on a coninuous basis or on he basis of predefined riggers. This sofware PDC has he capabiliy of acquiring synchrophasor daa from more han 200 PMUs and suppors message raes of 240 messages per second. I can send concenraed synchrophasor daa o 6 cliens a he higher level of monioring and conrol. The hardware PDC in SGDRIL is SEL-3373 wih inegraed daa archiving feaure. There are wo main differences beween he hardware PDC and he sofware PDC. The hardware PDC allows saving of all PMU daa on he solid-sae drive SSD) in he secure daabase. This ensures ha no PMU daa is los if communicaion wih he subsaion is disruped. This is a clear advanage over he sofware PDC. However, he oher poin of difference beween he wo ypes of PDCs is ha unlike he sofware PDC, he hardware PDC can acquire synchrophasor daa from up o a maximum of 40 PMUs a he same message rae of 240 messages per second specific o SEL PDC). Synchrophasor Visualizaion Sofware Many a imes, i becomes imporan o have a visual inerpreaion of he synchrophasor daa o see he rends of he differen elecrical parameers in real ime. SEL SynchroWAVe Cenral Sofware SEL-5078 is used o ranslae synchrophasor daa ino visual informaion, hus providing beer siuaional awareness. Synchrophasor daa can also be archived for power sysem analysis. Synchrophasor Vecor Processor As aemps are being made o make he power grid smarer, a lo of imporance is being given o real ime conrol of power sysem on he basis of real ime sysem monioring. SEL-3378 Synchrophasor Vecor Processor SVP) is a Programmable Logic Conroller PLC) like real ime conrol device which akes in synchrophasor daa as is inpu eiher from PDCs, or direcly from he PMUs) and oupus conrol acions, based on he conrol algorihm in he SVP o he PDCs, Relays or oher inelligen conrol devices) for wide area proecion and conrol of he power sysem. The SVP has he abiliy o idenify power sysem oscillaions wih preconfigured modal analysis; measure volage, curren, phase angle, real and reacive power; improve he efficiency of he sysem by opimizing volages and minimizing loop flows; and conrol circui breakers, and/or saic VAR compensaors based on he conrol algorihm. Thus, he SVP is a very powerful ool in deecing and conrolling he sabiliy of a power sysem. Anoher applicaion of his device is for measuremen of he saes of he power sysem. I can screen bad daa obained from a saion and hen send he rue daa o he Energy Managemen Sysem EMS). Addiionally, i can also calculae he sae vecors of he surrounding saions so as o provide measuremen redundancy. Apar from conrol, he SVP can also be used o generae alarms o he sysem operaors if he se hreshold limis of he elecrical parameers are violaed. In SGDRIL, presenly he SVP is primarily being used for idenifying and conrolling volage insabiliy in real ime a one or more buses in he es case power sysem. Subsaion Auomaion Compuer SEL-3354 is a robus, compuer CPU hardware designed o operae in he harsh environmen of a subsaion. I can have eiher Windows or Linux as he operaing 56

70 sysem. I doesn have a fan or as such, any moving pars. I is designed o wihsand 15 kv elecrosaic discharge, overcurren, dielecric srengh, radiaed emissions, fas ransiens, and pulse magneic field disurbances. I mees IEEE 1613, IEEE C37.90, and IEC Proecive Relay Sandards. A field-programmable gae array FPGA) provides an exra level of compuer sysem reliabiliy wih a programmable sysem monior inerface and alarm configuraion. If his hardware CPU is conneced o a video monior, keyboard, and mouse, i can be used o provide a human-machine inerface HMI) for alarm annunciaion, local indicaion, conrol, and configuraion. This hardware has a 4GB RAM and a 60GB or 120 GB solid sae drive sorage and can be conneced o various local peripherals and high-speed nework inerfaces wih hree 10/100BASE-T Eherne fiber opional), six USB, and up o 16 EIA-232/EIA-485 pors. Several sofware programs can be insalled in SEL-3354 so as o inerface i wih he Inelligen Elecronic Devices IEDs) insalled in he subsaion. This device can hus be used o make relay seings, gaher, view, and analyze even repors generaed by subsaion relays. I can also be used o forward informaion o muliple maser daa users, such as SCADA. In SGDRIL, his hardware device has been used o suppor various inerfacing sofware programs required for communicaion wih relays/pmus, PDC, and SVP. NS3: NS3 is a discree even communicaion nework simulaor. In his work, we use NS3 o deliver daa beween conrol cener and subsaion while emulaing delays due o processing, ransmission, propagaion and queuing encounered in a real communicaion nework. Inegraion of all he sofware and hardware devices for carrying ou online simulaion of volage sabiliy algorihm Figure 3.1: Smar grid es bed for simulaion of volage sabiliy algorihm 57

71 All he hardware and sofware programs described in he previous secion have been inegraed o form a smar grid es bed, which has he capabiliy of supporing real ime hardware-in-loop simulaions and synchrophasor device esing. Fig. 3.1 shows he archiecure of he inerconnecions communicaions and hard wired) amongs he various devices. The compuer suppors all kinds of sofwares inerfacing and simulaion) and is conneced o he Eherne swich hub) so as o communicae wih all oher devices presen in he es bed. The relays / PMUs, SVP are all conneced hrough Eherne connecions o he Eherne swich for communicaion purpose. The relays / PMUs are conneced o he analog and/or digial oupu pors of he RTDS o receive low level signals obained during he real ime simulaion of he sysem buil in RTDS using RSCAD. Those relays which canno operae using low level signals have been provided wih volage and curren amplifiers, which amplify he signals suiably. The relays / PMUs, RTDS, PDC, and SVP have all been synchronized o he UTC using he GPS Clock. The PDC and SVP can ge daa from he relays / PMUs Performance of online simulaions of volage sabiliy algorihm The overall funcional block diagram of he smar grid es bed wih he communicaion nework opology used for an IEEE es case and he subsaion level views are shown in fig The subsaion view of slack bus represening node 0 in he communicaion nework shows a PDC concenraing local PMU volage phasor measuremen and sending hem o he moniored subsaion hrough NS3 emulaed communicaion nework. The subsaion view of his moniored bus represening a node in he communicaion nework shows a PDC concenraing daa from he local PMU and receiving volage phasor from slack bus hrough NS3. The arrangemen of obaining slack bus measuremens is essenial as he power flow angle of he moniored bus w.r.. he slack bus angle can only be obained if is synchrophasor angle which are referenced o he UTC) is adjused wih ha of he slack bus. Boh he PMUs are inerfaced wih he RTDS o receive measuremen signals. The daa rerieval scrip rerieves he required daa from he daabase and feeds i o he algorihm running on he subsaion compuer. The subsaion compuer compues he VSAI and sends i o he conrol cener for visualizaion hrough he emulaed communicaion nework. For online simulaion purpose using he above menioned es bed, a real ime volage sabiliy algorihm [5] has been coded in C-language and run on Linux plaform in he Subsaion compuer a he moniored bus in each of he esed sysems IEEE-14 Bus sysem and IEEE-30 Bus sysem). I has been found ha he algorihm runs exremely fas wih a guaraneed ime sep of 163 microseconds, hus making i highly suiable for real ime volage sabiliy monioring. As his algorihm is mean for volage sabiliy monioring of jus he subsaion ha is equipped wih a PMU, hence here are no scalabiliy issues. 58

72 Figure 3.2: Funcional block diagram for simulaion of volage sabiliy algorihm 59

73 Simulaion of a possible volage collapse scenario in an IEEE-14 Bus es case using he Real Time Tes Bed The IEEE-14 Bus es case has been modeled in RSCAD, in which Bus-12 has a PMU for real ime monioring of volage sabiliy. Figure 3.3: IEEE-14 bus es case modeled in RSCAD for real ime simulaion Table 3.1: Series of evens leading o volage collapse in IEEE-14 bus es case Even Even Descripion No. & Time 1 a Load a Bus-9 increases such ha he real power consumpion is 44.9 MW and he =25s reacive power consumpion is 25.2 MVAR. 2 a =35s 3 a =45s 4 a =55s 5 a =65s 6 a =75s 7 a =85s Base Case: 29.6 MW & 16.7 MVAR) Load a Bus-10 increases such ha he real power consumpion is 24.9 MW and he reacive power consumpion is 16 MVAR. Base Case: 9.1 MW & 5.9 MVAR) Load a Bus-14 increases such ha he real power consumpion is 24.9 MW and he reacive power consumpion is 8.3 MVAR. Base Case: 15 MW & 5.1 MVAR) Load a Bus-11 increases such ha he real power consumpion is 26.9 MW and he reacive power consumpion is 11.5 MVAR. Base Case: 3.6 MW & 1.9 MVAR) Inverse Time Over-curren relay hardware relay) rips he ransmission line connecing Bus-13 and Bus-6 due o loading of he line above he se pick up value. Load a Bus-12 increases such ha he real power consumpion is 11.9 MW and he reacive power consumpion is 3.1 MVAR. Base Case: 6.2 MW & 1.7 MVAR) Inverse Time Over-curren relay hardware relay) rips he ransmission line connecing Bus-12 and Bus-6 due o loading of he line above he se pick up value. 60

74 Table 3.1 shows he series of evens ha have been simulaed using he RSCAD es case in RTDS for a possible volage collapse scenario, assuming ha iniially he sysem is a base case. The Even-7 finally leads o a volage collapse. Fig. 3.4 shows he volage magniude a he Bus-12 and fig. 3.5 shows he volage angle a he Bus-12, as simulaed in real ime in RTDS runime. From fig. 3.4, i can be seen ha during he base case siuaion, he volage magniude a Bus-12 is around 1.05 p.u., whereas wih each even he sysem becomes more sressed and finally collapses, during which he volage magniude is p.u. From fig. 3.5, i can be seen ha iniially he volage angle is degrees, and which each even, he angle separaion sars increasing such ha during he collapse, he angle is as high as degrees. Figure 3.4: RSCAD volage magniude changes a Bus-12 for IEEE 14 bus Figure 3.5: RSCAD showing angle changes a Bus-12 for IEEE 14 bus Figure 3.6 shows a screensho of he volage sabiliy visualizaion applicaion corresponding o he proposed algorihm) running in he compuer a he conrol cener. 61

75 I can be seen in fig. 3.6 ha a ime = 0 s, when he sysem is a base case, he VSAI of Bus-12 is i.e. near 0 ) signifying a volage sable scenario. However, when he series of evens as lised in able 3.1) ake place over a period of 85 seconds, a = 85 s, he VSAI shoos up o i.e. near 1 ), clearly indicaing a volage collapse scenario. Figure 3.6: VSAI leading o volage collapse from = 0 s o = 85 s Table 3.2: VSAI in real ime for each even leading o volage collapse Even No. & Time VSAI recorded during he Even a Bus-12 Volage Sabiliy Saus Base Case Sable 1 a =25s Sable 2 a =35s Sable 3 a =45s Sable 4 a =55s Sable 5 a =65s Sable 6 a =75s Sable 7 a =85s Unsable Table 3.3 shows he propagaion delays among he moniored bus, slack bus and he conrol cener as simulaed in he NS3 sofware. 62

76 Table 3.3: Propagaion delays beween subsaions and conrol cener From Propagaion To Gaeway Gaeway delay in ms) Bus 12 Bus Bus 12 Conrol Cener Simulaion of a possible volage collapse scenario in an IEEE-30 Bus es case using he Real Time Tes bed: The IEEE-30 Bus es case has been modeled in RSCAD, in which Bus-30 has a PMU for real ime monioring of volage sabiliy. Figure 3.7: IEEE-30 bus es case modeled in RSCAD for real ime simulaion Table-3.4 shows he series of evens ha have been simulaed using he RSCAD es case in RTDS for a possible volage collapse scenario, assuming ha iniially he sysem is a base case. 63

77 Even No. & Time 1 a =35s 2 a =50s 3 a =65s 4 a =80s 5 a =95s Table 3.4: Series of evens leading o volage collapse in IEEE-30 bus es case Even Descripion Load a Bus-24 increases such ha he real power consumpion is 25 MW and he reacive power consumpion is 19.2 MVAR. Base Case: 8.61 MW & 6.61 MVAR) Load a Bus-26 increases such ha he real power consumpion is 15 MW and he reacive power consumpion is 9.69 MVAR. Base Case: 3.51 MW & 2.21 MVAR) Load a Bus-29 increases such ha he real power consumpion is 7 MW and he reacive power consumpion is 2.4 MVAR. Base Case: 2.31 MW & 0.81 MVAR) Load a Bus-30 increases such ha he real power consumpion is 30 MW and he reacive power consumpion is 5.09 MVAR. Base Case: MW & 1.81 MVAR) Inverse Time Over-curren relay hardware relay) rips he ransmission line connecing Bus-27 and Bus-30 due o loading of he line above he se pick up value. The Even-5 in he above able) finally leads o a volage collapse. Figure 3.8 shows he volage magniude a he Bus-30 and fig. 3.9 shows he volage angle a he Bus-30, as simulaed in real ime in RTDS runime. From fig. 3.8, i can be seen ha during he base case siuaion, he volage magniude a Bus-30 is around 1 p.u., whereas wih each even he sysem becomes more sressed and finally collapses, during which he volage magniude is p.u. From fig. 3.9, i can be seen ha iniially he volage angle is degrees, and which each even, he angle separaion sars increasing such ha during he collapse, he angle is as high as degrees. Figure 3.8: RSCAD showing volage magniude changes a bus-30 for IEEE 30 bus 64

78 Figure 3.9: RSCAD showing angle changes a bus-30 for IEEE 30 bus I can be seen in fig ha a ime = 0 s, when he sysem is a base case, he VSAI of Bus-30 is i.e. near 0 ) signifying a volage sable scenario. However, when he series of evens as lised in able 3.4) ake place over a period of 95 seconds, a = 95 s, he VSAI shoos up o i.e. near 1 ), clearly indicaing a volage collapse scenario. Figure 3.10: VSAI leading o volage collapse from = 0 s o = 95 s 65

79 Table 3.5: VSAI compued in real ime for each even leading o volage collapse Even No. & Time Base Case 1 a =35s 2 a =50s 3 a =65s 4 a =80s 5 a =95s VSAI recorded during he Even a Bus-30 Volage Sabiliy Saus Sable Sable Sable Sable Sable Unsable Table 3.6 shows he propagaion delays among he moniored bus, slack bus and he conrol cener as simulaed in he NS3 sofware. Table 3.6: Propagaion delays beween subsaions and conrol cener for 30 bus From Propagaion To Gaeway Gaeway delay in ms) Bus 30 Bus Bus 30 Conrol Cener Conclusion from Tes Resuls Increase in sysem loading has he poenial of causing a small disurbance ype volage insabiliy, whereas coningencies like ripping of ransmission lines have he poenial of causing large disurbance volage insabiliy. Boh hese sysem condiions have been simulaed in real ime using he RTDS. From he online resuls ha have been obained and presened above for differen IEEE es cases i.e. IEEE 14 Bus es case & IEEE 30 bus es case) under differen sysem condiions causing volage insabiliy problems, i can be seen ha he resuls are in accordance wih he saic heory of volage sabiliy analysis [4-5]. The same mehod of online simulaion using he RTDS and he hardware and sofware devices can be used for validaing he accuracy of differen online volage sabiliy algorihms. The volage sabiliy algorihm has also been implemened using Srucured Tex language a ype of PLC language) in he Synchrophasor Vecor Processor SVP) insead of he C-language on Linux plaform on he auomaion compuer, and exac same resuls have been obained. 66

80 3.2 Comparing Sae Esimaion Algorihms Using Synchrophasor Daa In performing PMU accuracy evaluaion in an absolue sense and under various condiions such as ampliude and frequency ransiens, waveform disorion ec.) i is imperaive ha he oupu of a PMU under es is compared o he oupu of a "Sandard PMU". Since he exising sandards do no presenly address his issue, a Sandard PMU was designed and implemened using Naional Insrumens daa acquisiion hardware and cusom sofware. The Sandard PMU sofware was implemened wihin he WinXFM program. Since he PMU capabiliy was added wihin he daa acquisiion sysem as an objec oriened sofware componen we refer o i as a "Virual PMU". The sandard PMU is used as a benchmark agains which he accuracy of he PMU under es is evaluaed. Therefore, i is necessary ha he sandard PMU provides accuracy ha exceeds he accuracy required by he sandards and remains accurae during ypical power sysem volage and curren ampliude and frequency ransiens and waveform disorion. PMU implemenaions are based on he direc evaluaion of he discree Fourier ransform: k 2 V = ω 2π a k cosωk ) v k i a k sinωk ) v k k=k 1 k 2 k=k 1 where a k are he waveform samples. The above expression yields he exac phasor of a sampled waveform only if he waveform period is an ineger muliple of he sampling rae, so ha he summaion index range spans an ineger number of fundamenal frequency periods. I also assumes ha no aliasing has occurred during he sampling, i.e. he original analog waveform does no conain any frequency componens higher han half he sampling rae). Since pracical daa acquisiion sysems operae wih a fixed sampling rae while he power sysem frequency varies, in general he waveform period is no an ineger muliple of he sampling rae. This resuls in a significan error in he phasor compuaion. A common approach o reduce his error is o apply low pass filering on he compued phasors. However, his approach inroduces large phasor compuaion errors during ampliude and frequency ransiens. In he sandard PMU, his issue is addressed using fracional sample inegraion. This mehod accuraely evaluaes he Fourier inegral by aking ino accoun he conribuions of he fracional end inervals ha occur whenever he waveform period is no an ineger muliple of he sampling rae. For example, consider he funcion illusraed in fig A single period of he funcion o be inegraed spans 17.5 sampling inervals. Compuing he inegral over a single cycle using rapezoidal inegraion requires he summaion of he 17 rapezoid areas locaed beween successive samples plus he area indicaed by he yellow rapezoid which spans a fracion of a sampling inerval. Using he rapezoidal approximaion, his area can be compued from he sampled values 67

81 brackeing he sampling inerval. This procedure resuls in a modified expression for he Discree Fourier ransform ha akes ino accoun fracional samples: k 2 V = ω 2π c ka k cosωk ) v k i c k a k sinωk ) v k k=k 1 k 2 k=k 1 where c k are coefficiens which depend on he duraion of he fracional samples. Figure 3.11: Fracional sample inegraion The fracional sample inegraion mehod can be also implemened using quadraic inegraion. For his purpose, he funcion o be inegraed is approximaed wih quadraic segmens where each segmen spans wo sampling inervals, as illusraed in fig The resuling expression is similar o he one derived using rapezoidal inegraion, bu wih differen c k coefficiens. In order o evaluae he performance of he sandard PMU algorihm boh rapezoidal and quadraic approaches were implemened and a parameric error analysis was performed. I was found ha he rapezoidal fracional inegraion mehod subsanially reduces he error ha occurs wih radiional DFT, while he quadraic mehod performs slighly beer han he rapezoidal mehod for sampling raes above 4 khz. The resuls of he parameric analysis are illusraed in fig. 3.13, which shows a plo of he phase angle error of a 60 Hz waveform versus he sampling rae. The plo includes races for he rapezoidal mehod blue race) and he quadraic mehod green race). I also includes he phase angle error occurring when no fracional sample error correcion is performed red race). Table 3.7 summarizes he resuls for a sampling rae of 8 khz. As i can be seen he esimaion of frequency and phasors wih he sandard PMU is highly accurae. The 68

82 sandard PMU is used for esing he performance of various commercially available PMUs as well as for various applicaions, such as disribued sae esimaion, sabiliy monioring, ec. Table 3.7: Phase error a sampling rae of 8 KHz Correcion Mehod Phase Error Degrees) None 0.2 Trapezoidal Quadraic Figure 3.12: Quadraic approximaion of a funcion from hree successive samples Figure 3.13: Sandard PMU algorihm performance 69

83 3.3 Dynamic Sae Esimaion Based Proecion Algorihms for Transformers In his secion, a new ransformer proecion approach based on dynamic sae esimaion and PMU synchronized daa has been developed and esed seing-less proecion). The ransformer models used, as well as he implemenaion issues of he mehod are discussed Descripion of he approach The archiecure of he seing-less proecion relay for a ransformer is shown in fig The relay requires he model of he ransformer as well as he model of he measuremens daa acquisiion sysem). The measuremens may consis of acual measuremens as well as derived, virual and pseudo measuremens. The ransformer model mus be cas in a sandard quadraic form, referred o as Algebraic Quadraic Companion Form AQCF), which is defined in his documen. Given he poiners ha connec he measured quaniies o sae variables of he ransformer model, he model equaions) for he acual, virual and pseudo-measuremens are auomaically obained. Given he sae equaions and a model ha links saes o measuremens, a dynamic sae esimaion is coninuously execued by he proecion relay, and from i he resuls regarding proecion decision rip/no rip) as well bad daa deecion and idenificaion can be obained.. Figure 3.14: Archiecure of he dynamic sae esimaion based proecive relay In his approach, he ime-domain componen model used is in AQCF. The AQCF is obained from he model of he ransformer described in erms of a se of linear and nonlinear algebraic and differenial equaions wih he following procedure: firs he model is quadraized wih he inroducion of addiional sae variables resuling in a se 70

84 of linear and quadraic algebraic and differenial equaions. Subsequenly he quadraized model is inegraed wih he quadraic inegraion mehod yielding he model in he form of a se of Algebraic Quadraic Companion Form AQCF). As a resul of he quadraic inegraion, he sae equaions are wrien in erms of he sae of he componen a wo consecuive ime seps namely and m ) and pas hisory values. Hence, as shown in fig. 3.15, he dynamic sae esimaion algorihm ha enables seing-less proecion operaes on measuremens z) of wo consecuive ime insances and m = - s noe ha s signifies he sampling period). For a sampling rae of 5000 samples per second, i is implied ha s is 200μs, which in urn implies ha he analyics of he seing-less proecion algorihm mus be performed as wo ses of new measuremens arrive) wihin an inerval of 400μs, before he nex se of daa arrives. As a goal for his projec, an execuion ime of 200μs has been argeed. The overall approach is illusraed in fig The deails of his approach as applied o he proecion of a ransformer is discussed nex. Figure 3.15: Illusraion of ime samples for ieraion of he seing-less relay 71

85 3.3.2 Transformer Seing-less Proecion Approach Descripion Transformer Model A deailed ransformer model has been derived in ime domain and has been cas in AQCF using quadraic inegraion. Here we presen he final AQCF model of he hreephase, wo-winding, variable-ap, and saurable-core ransformer as follows: + = 3 ) ) ) ) ) ) ) ) ) ) 0 ) 0 ),2 3,1 3,2 3, m m m m m f f f f h y h v N N N N N N N N y v y v Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y i i φ φ φ φ φ φ φ φ φ φ φ φ 3.1) where: T N C B A c b a i i i i i i i i )] ), ), ), ), ), ), [ ) 3 = φ 3.2) = Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y eq 3.3) T N C B A c b a v v v v v v v v )] ), ), ), ), ), ), [ ) 3 = φ 3.4) T C C C C LC LC C C mc B B B B LB LB B B mb A A A A LA LA A A ma z y y y i i e i z y y y i i e i z y y y i i e i y )] ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), ), [ ) λ λ λ φ = 3.5) = N N N N N N N N N eq 3.6) = ) ) ) ) ) ) ) ,1 3 x Q x x Q x x Q x f T T T φ φ φ φ φ φ φ 3.7) = ) ) ) ) ) ) ) ,2 3 x Q x x Q x x Q x f T T T φ φ φ φ φ φ φ 3.8) The deailed derivaion of his model is no shown here in he ineres of space. The sae variables for a hree-phase, dela-wye ransformer n = 5) are for ime sep and 34 for inermediae ime sep m ), as lised in Table

86 Table 3.8: All sae variables of he hree-phase ransformer n = 5) Sae Type Time Descripion x 1 = v a ) Exernal Phase-a erminal volage a he primary side x 2 = v b ) Exernal Phase-b erminal volage a he primary side x 3 = v c ) Exernal Phase-c erminal volage a he primary side x 4 = v A ) Exernal Phase-A erminal volage a he secondary side x 5 = v B ) Exernal Phase-B erminal volage a he secondary side x 6 = v C ) Exernal Phase-C erminal volage a he secondary side x 7 = v N ) Exernal Neural erminal volage a he secondary side x 8 = i ma ) Inernal Magneizing curren a he primary-side, phase-a coil x 9 = e A ) Inernal Phase-a winding volage a he primary side x 10 = λ A ) Inernal Magneic flux linkage a he phase-a core x 11 = i 1LA ) Inernal Phase-a erminal curren a he primary side x 12 = i 3LA ) Inernal Phase-A erminal curren a he secondary side x 13 = y 1A ) Inernal Addiional sae for he nonlinear erm a phase a x 14 = y 2A ) Inernal Addiional sae for he nonlinear erm a phase a x 15 = y 3A ) Inernal Addiional sae for he nonlinear erm a phase a x 16 = z A ) Inernal Addiional sae for he nonlinear erm a phase a x 17 = i mb ) Inernal Magneizing curren a he primary-side, phase-b coil x 18 = e B ) Inernal Phase-b winding volage a he primary side x 19 = λ B ) Inernal Magneic flux linkage a he phase-b core x 20 = i 1LB ) Inernal Phase-b erminal curren a he primary side x 21 = i 3LB ) Inernal Phase-B erminal curren a he secondary side x 22 = y 1B ) Inernal Addiional sae for he nonlinear erm a phase b x 23 = y 2B ) Inernal Addiional sae for he nonlinear erm a phase b x 24 = y 3B ) Inernal Addiional sae for he nonlinear erm a phase b x 25 = z B ) Inernal Addiional sae for he nonlinear erm a phase b 73

87 Table 3.8 coninued Sae Type Time Descripion x 26 = i mc ) Inernal Magneizing curren a he primary-side, phase-c coil x 27 = e C ) Inernal Phase-c winding volage a he primary side x 28 = λ C ) Inernal Magneic flux linkage a he phase-c core x 29 = i 1LC ) Inernal Phase-c erminal curren a he primary side x 30 = i 3LC ) Inernal Phase-C erminal curren a he secondary side x 31 = y 1C ) Inernal Addiional sae for he nonlinear erm a phase c x 32 = y 2C ) Inernal Addiional sae for he nonlinear erm a phase c x 33 = y 3C ) Inernal Addiional sae for he nonlinear erm a phase c x 34 = z C ) Inernal Addiional sae for he nonlinear erm a phase c x 35 = v a m ) Exernal m Phase-a erminal volage a he primary side x 36 = v b m ) Exernal m Phase-b erminal volage a he primary side x 37 = v c m ) Exernal m Phase-c erminal volage a he primary side x 38 = v A m ) Exernal m Phase-A erminal volage a he secondary side x 39 = v B m ) Exernal m Phase-B erminal volage a he secondary side x 40 = v C m ) Exernal m Phase-C erminal volage a he secondary side x 41 = v N m ) Exernal m Neural erminal volage a he secondary side x 42 = i ma m ) Inernal m Magneizing curren a he primary-side, phase-a coil x 43 = e A m ) Inernal m Phase-a winding volage a he primary side x 44 = λ A m ) Inernal m Magneic flux linkage a he phase-a core x 45 = i 1LA m ) Inernal m Phase-a erminal curren a he primary side x 46 = i 3LA m ) Inernal m Phase-A erminal curren a he secondary side x 47 = y 1A m ) Inernal m Addiional sae for he nonlinear erm a phase a x 48 = y 2A m ) Inernal m Addiional sae for he nonlinear erm a phase a x 49 = y 3A m ) Inernal m Addiional sae for he nonlinear erm a phase a x 50 = z A m ) Inernal m Addiional sae for he nonlinear erm a phase a x 51 = i mb m ) Inernal m Magneizing curren a he primary-side, phase-b coil 74

88 Table 3.8 coninued Sae Type Time Descripion x 52 = e B m ) Inernal m Phase-b winding volage a he primary side x 53 = λ B m ) Inernal m Magneic flux linkage a he phase-b core x 54 = i 1LB m ) Inernal m Phase-b erminal curren a he primary side x 55 = i 3LB m ) Inernal m Phase-B erminal curren a he secondary side x 56 = y 1B m ) Inernal m Addiional sae for he nonlinear erm a phase b x 57 = y 2B m ) Inernal m Addiional sae for he nonlinear erm a phase b x 58 = y 3B m ) Inernal m Addiional sae for he nonlinear erm a phase b x 59 = z B m ) Inernal m Addiional sae for he nonlinear erm a phase b x 60 = i mc m ) Inernal m Magneizing curren a he primary-side, phase-c coil x 61 = e C m ) Inernal m Phase-c winding volage a he primary side x 62 = λ C m ) Inernal m Magneic flux linkage a he phase-c core x 63 = i 1LC m ) Inernal m Phase-c erminal curren a he primary side x 64 = i 3LC m ) Inernal m Phase-C erminal curren a he secondary side x 65 = y 1C m ) Inernal m Addiional sae for he nonlinear erm a phase c x 66 = y 2C m ) Inernal m Addiional sae for he nonlinear erm a phase c x 67 = y 3C m ) Inernal m Addiional sae for he nonlinear erm a phase c x 68 = z C m ) Inernal m Addiional sae for he nonlinear erm a phase c To implemen he seing-less ransformer proecion for a hree-phase dela/wye conneced ransformer, he following measuremens are defined: Acual measuremens six volages a ime phase a-n, phase b-n, phase c-n, phase A-N, phase B-N, and phase C-N) seven currens a ime phase a, phase b, phase c, phase A, phase B, phase C, and phase N) six volages a ime m phase a-n, phase b-n, phase c-n, phase A-N, phase B-N, and phase C-N) seven currens a ime m phase phase a, phase b, phase c, phase A, phase B, phase C, and phase N). 75

89 These measuremens have a measuremen error depended upon he accuracy of he meers used. We represen his error wih is sandard deviaion. Virual measuremens These include measuremens wih a value equal o zero a ime [8h- o 34h-row in equaion 3.1) and measuremens wih a value equal o zero a ime m 42h- o 68h-row in equaion 3.2). These measuremens represen he zero value on he lef hand side of he 8h- o 34h-row and 42nd- o 68h-row in equaion 3.2). The virual measuremens are known wih absolue precision and normally we should assign a measuremen error of zero. However he algorihm will suffer a singulariy if an error of zero is used. For his reason we use a sandard deviaion which is equal o 0.001pu. Table 3.9: Acual across measuremens for he hree-phase ransformer Type Name Measuremen Model Sandard Deviaion Across volage_an z 1 = v a ) v N ) 0.01 p.u.) * Vscaleh Across volage_bn z 2 = v b ) v N ) 0.01 p.u.) * Vscaleh Across volage_cn z 3 = v c ) v N ) 0.01 p.u.) * Vscaleh Across volage_an z 4 = v A ) v N ) 0.01 p.u.) * Vscalel Across volage_bn z 5 = v B ) v N ) 0.01 p.u.) * Vscalel Across volage_cn z 6 = v C ) v N ) 0.01 p.u.) * Vscalel Across volage_anm z 7 = v a m ) v N m ) 0.01 p.u.) * Vscaleh Across volage_bnm z 8 = v b m ) v N m ) 0.01 p.u.) * Vscaleh Across volage_cnm z 9 = v c m ) v N m ) 0.01 p.u.) * Vscaleh Across volage_anm z 10 = v A m ) v N m ) 0.01 p.u.) * Vscalel Across volage_bnm z 11 = v B m ) v N m ) 0.01 p.u.) * Vscalel Across volage_cnm z 12 = v C m ) v N m ) 0.01 p.u.) * Vscalel Pseudo measuremens These measuremens represen quaniies ha are normally no measured, such as ground volage and curren in he neural. Typically, i is assumed ha hese measuremens have a relaively large measuremen error wih sandard deviaion equal o 0.1pu. For his ransformer we define he following pseudo-measuremens: one volage a ime phase N-g) and one volage a ime m phase N-g). 76

90 Noe ha for his hree-phase ransformer, here are 26 acual measuremens, 54 virual measuremens, and 2 pseudo measuremens; here are a oal of 82 measuremens. I is noed ha here are 68 saes, and herefore, his provides a redundancy of 20.6% i.e., 82-68)/68). All across, hrough, virual, and pseudo measuremens ha are used for he dynamic sae esimaor are lised in Table 3.9, Table 3.10, Table 3.11, and Table 3.12, respecively. The sandard deviaions are given in % in a per-uni sysem ha uses he ransformer raed values as bases. I is imporan o poin ou ha when wo consecuive sampling poins are impored, he firs poin becomes a measuremen for he inermediae ime m, and he second poin becomes a measuremen for he curren ime. Table 3.10: Acual hrough measuremens for he hree-phase ransformer Type Name Measuremen Model Sandard Deviaion Through curren_a z 1 = i a ) = 1s-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_b z 2 = i b ) = 2nd-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_c z 3 = i c ) = 3rd-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_a z 4 = i A ) = 4h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_b z 5 = i B ) = 5h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_c z 6 = i C ) = 6h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_n z 7 = i N ) = 7h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_am z 8 = i a m ) = 35h-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_bm z 9 = i b m ) = 36h-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_cm z 10 = i c m ) = 37h-row in eq. 3.1) 0.01 p.u.) * Iscaleh Through curren_am z 11 = i A m ) = 38h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_bm z 12 = i B m ) = 39h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_cm z 13 = i C m ) = 40h-row in eq. 3.1) 0.01 p.u.) * Iscalel Through curren_nm z 14 = i N m ) =41s-row in eq. 3.1) 0.01 p.u.) * Iscalel 77

91 Table 3.11: Virual measuremens for he hree-phase ransformer Type Name Measuremen Model Sandard Deviaion Virual virual 1 z 1 = 0 = 8h-row in eq. 3.1) p.u.) Virual virual 2 z 2 = 0 = 9h-row in eq. 3.1) p.u.) Virual virual 3 z 3 = 0 = 10h-row in eq. 3.1) p.u.) Virual virual 4 z 4 = 0 = 11h-row in eq. 3.1) p.u.) Virual virual 5 z 5 = 0 = 12h-row in eq. 3.1) p.u.) Virual virual 6 z 6 = 0 = 13h-row in eq. 3.1) p.u.) Virual virual 7 z 7 = 0 = 14h-row in eq. 3.1) p.u.) Virual virual 8 z 8 = 0 = 15h-row in eq. 3.1) p.u.) Virual virual 9 z 9 = 0 = 16h-row in eq. 3.1) p.u.) Virual virual 10 z 10 = 0 = 17h-row in eq. 3.1) p.u.) Virual virual 11 z 11 = 0 = 18h-row in eq. 3.1) p.u.) Virual virual 12 z 12 = 0 = 19h-row in eq. 3.1) p.u.) Virual virual 13 z 13 = 0 = 20h-row in eq. 3.1) p.u.) Virual virual 14 z 14 = 0 = 21s-row in eq. 3.1) p.u.) Virual virual 15 z 15 = 0 = 22nd-row in eq. 3.1) p.u.) Virual virual 16 z 16 = 0 = 23rd-row in eq. 3.1) p.u.) Virual virual 17 z 17 = 0 = 24h-row in eq. 3.1) p.u.) Virual virual 18 z 18 = 0 = 25h-row in eq. 3.1) p.u.) Virual virual 19 z 19 = 0 = 26s-row in eq. 3.1) p.u.) Virual virual 20 z 20 = 0 = 27nd-row in eq. 3.1) p.u.) Virual virual 21 z 21 = 0 = 28rd-row in eq. 3.1) p.u.) Virual virual 22 z 22 = 0 = 29h-row in eq. 3.1) p.u.) Virual virual 23 z 23 = 0 = 30h-row in eq. 3.1) p.u.) 78

92 Table 3.11 coninued Type Name Measuremen Model Sandard Deviaion Virual virual 24 z 24 = 0 = 31s-row in eq. 3.1) p.u.) Virual virual 25 z 25 = 0 = 32nd-row in eq. 3.1) p.u.) Virual virual 26 z 26 = 0 = 33rd-row in eq. 3.1) p.u.) Virual virual 27 z 27 = 0 = 34h-row in eq. 3.1) p.u.) Virual virual_m_1 z 28 = 0 = 42nd-row in eq. 3.1) p.u.) Virual virual_m_2 z 29 = 0 = 43rd-row in eq. 3.1) p.u.) Virual virual_m_3 z 30 = 0 = 44h-row in eq. 3.1) p.u.) Virual virual_m_4 z 31 = 0 = 45h-row in eq. 3.1) p.u.) Virual virual_m_5 z 32 = 0 = 46h-row in eq. 3.1) p.u.) Virual virual_m_6 z 33 = 0 = 47h-row in eq. 3.1) p.u.) Virual virual_m_7 z 34 = 0 = 48h-row in eq. 3.1) p.u.) Virual virual_m_8 z 35 = 0 = 49h-row in eq. 3.1) p.u.) Virual virual_m_9 z 36 = 0 = 50h-row in eq. 3.1) p.u.) Virual virual_m_10 z 37 = 0 = 51s-row in eq. 3.1) p.u.) Virual virual_m_11 z 38 = 0 = 52nd-row in eq. 3.1) p.u.) Virual virual_m_12 z 39 = 0 = 53rd-row in eq. 3.1) p.u.) Virual virual_m_13 z 40 = 0 = 54h-row in eq. 3.1) p.u.) Virual virual_m_14 z 41 = 0 = 55h-row in eq. 3.1) p.u.) Virual virual_m_15 z 42 = 0 = 56h-row in eq. 3.1) p.u.) Virual virual_m_16 z 43 = 0 = 57h-row in eq. 3.1) p.u.) Virual virual_m_17 z 44 = 0 = 58h-row in eq. 3.1) p.u.) Virual virual_m_18 z 45 = 0 = 59h-row in eq. 3.1) p.u.) 79

93 Table 3.11 coninued Type Name Measuremen Model Sandard Deviaion Virual virual_m_19 z 46 = 0 = 60h-row in eq. 3.1) p.u.) Virual virual_m_20 z 47 = 0 = 61s-row in eq. 3.1) p.u.) Virual virual_m_21 z 48 = 0 = 62nd-row in eq. 3.1) p.u.) Virual virual_m_22 z 49 = 0 = 63rd-row in eq. 3.1) p.u.) Virual virual_m_23 z 50 = 0 = 64h-row in eq. 3.1) p.u.) Virual virual_m_24 z 51 = 0 = 65h-row in eq. 3.1) p.u.) Virual virual_m_25 z 52 = 0 = 66h-row in eq. 3.1) p.u.) Virual virual_m_26 z 53 = 0 = 67h-row in eq. 3.1) p.u.) Virual virual_m_27 z 54 = 0 = 68h-row in eq. 3.1) p.u.) Table 3.12: Pseudo measuremens for he hree-phase ransformer Type Name Measuremen Model Sandard Deviaion Pseudo volage_n z 1 = 0 = v N ) 0.1 p.u.) * Vscalel Pseudo volage_nm z 2 = 0 = v N m ) 0.1 p.u.) * Vscalel Noe ha if here is no acual hrough measuremen for he neural phase i.e., phase N), pseudo measuremens for he phase-n curren can be added wih a sandard deviaion of 0.1 per uni. The proposed proecion algorihm uses four ypes of measuremens: across measuremens, hrough measuremens, virual measuremens, and pseudo measuremens. I is imporan o poin ou ha all measuremens e.g., z 1, z 2,, z m ) can be expressed wih he funcions of sae variables [e.g., h 1 x), h 2 x),, h m x)] and measuremen errors e.g., η 1, η 2,, η m ), forming he following measuremen model: z = hx) +η 3.9) where: 80

94 z1 z2 z = z m 3.10) h1 x) h2 x) h x) = hm x) 3.11) η1 x) η2 x) η x) = η m x) 3.12) Using he AQCF model of he ransformer he measuremen model is expressed in he following sandard form: zm = c + aixi + bjk x jx k ηm 3.13) i where z m is he measured value, c is he consan erm, a i are he linear coefficien erms, b jk are he nonlinear coefficien erms i.e., quadraic erms), x i, x j, and x k are he sae variables, i, j, and k are he indices of summaion, and η m is he measuremen error. j k Dynamic Sae Esimaion The dynamic sae esimaion is obained using a sandard weighed leas squares approach, which is relaively sraigh forward, once he sae equaions and measuremen models have been obained. A deailed oulined of he mehod is given in fig Dynamic sae esimaion is inspired by disribued sae esimaion work done earlier [11-12] Proecion Logic The enire proecion logic is based on he resuls of he dynamic sae esimaor. Once he microprocessor ges he measuremens from boh sides of a ransformer under proecion, he dynamic sae esimaion runs using he ransformer AQCF model. Then, he chi-square es is performed o provide he probabiliy ha all he acual values for measuremens fi o he ransformer model. The resuls of he chi square are used o compue he confidence level ha measuremens fi he ransformer model and herefore he ransformer is in a healhy saus. If he confidence level drops o a low value for several cycles, hen he measuremens do no fi he model, hus he inernal ransformer model is incorrec, indicaing an inernal faul. As a resul, he relay would acivae breakers and rip he ransformer immediaely. 81

95 Figure 3.16: Overall algorihm of sae esimaion Meanwhile, during he sae esimaion process, he operaing limi is being moniored so ha he ransformer will be ripped once i violaes he operaing limi. Sar Iniialize Pas Hisory 0 0 ) ) 3 3 h y h V φ φ Sreaming Measuremen a Time is Compleed Iniialize Saes = ) ) ) ) m m y V y V φ φ φ φ Conribue All Measuremens o Form H T WH and H T Whx)-z) Calculae Gauss-Newon Ieraive Algorihm ) ) ) 1 1 z x h W H WH H x x i T T i i = < i+ i x x Calculae Confidence Level ), Pr 1.0 ] Pr[ 1.0 ] Pr[ 2 2 ν ζ ζ χ ζ χ = = = = m i i i z i x h 1 2 ˆ) σ ζ n = m ν YES NO Proecion Logic If Confidence Level < 10%, hen Trip Breakers Updae Pas Hisory If Confidence Level > 10%, hen Else If Confidence Level < 10%, hen ) ) ) ) y V h y h V φ φ φ φ 0 0 ) ) 3 3 h y h V φ φ Proceed o Nex Time Sep h + +1 i i 82

96 The above described ransformer proecion requires no seing. Time synchronizaion is quie imporan for he proposed proecion scheme since he algorihm requires synchronized measuremens. Therefore he applicaion of his algorihm requires he use of PMUs are equivalen Transformer Seing-less proecion resuls The above described seing-less relay for ransformers have been esed wih simulaed daa. Specifically a es sysem was used o creae a number of scenarios. For each scenario he sysem was simulaed and he measuremens of he relay were sored in a COMTRADE file. Device Model WinIGS Measuremens COMTRADE) Seing-Less Proecive Relay Tes Resuls COMTRADE) Figure 3.17: Tes scheme for verifying he proposed proecion mehod The simulaion was performed wih he program WinIGS-T. Boh measuremens and device model consiue he inpu daa o he seing-less proecive relay which in urn performs dynamic sae esimaion and he proecion logic. The proecive relay oupus include esimaed saes, esimaed measuremens, raw measuremens, residuals beween esimaed and measured values, normalized residuals, and he processing ime; hese resuls are also sored in COMTRADE forma for addiional analysis and performance evaluaion of he algorihm. Figure 3.17 describes he overall approach for he feasibiliy es of he seing-less proecion algorihm. The es sysem used for numerical ess is shown in fig The sysem consiss of a 15kV-150MVA-raed generaor, an 18kV-350MVA-raed generaor, a 15kV-200MVAraed generaor, ransformers, and ransmission lines ha connec load on each line. The hree-phase ransformer under proecion is locaed a he middle of he enire sysem see he red circle in fig. 3.18). Moniored are en volages and seven currens a boh he erminals of he ransformer. 83

97 Figure 3.18: Tes sysem for he seing-less proecion Figure 3.19: Seings of he hree-phase ransformer under proecion 84

98 The red area is he ransformer zone being proeced. As shown in he diagram, he measuremens of volages and currens on boh sides are provided by PTs and CTs. In his es, he exponen n, which expresses nonlinear characerisics beween he magneizing curren and he flux linkage of he ransformer core, is five, and he ransformer is dela-wye-conneced. The seings of he ransformer under proecion are shown in fig g g k Volage_XFMR1_AG V) Volage_XFMR1_BG V) Volage_XFMR1_CG V) k k k k k Volage_XFMR2_AG V) Volage_XFMR2_BG V) Volage_XFMR2_CG V) Volage_XFMR2_NG V) k k Curren_XFMR1_A A) Curren_XFMR1_B A) Curren_XFMR1_C A) Curren_XFMR2_A A) Curren_XFMR2_B A) Curren_XFMR2_C A) Curren_XFMR2_N A) Figure 3.20: Measuremen signals of he ransformer Tes A: normal operaion) The acual parameers of he single-phase ransformer model are given in Table 3.13 he parameers are idenical o all phases of he ransformer.) Table 3.13: Transformer parameers idenical a all phases) Parameer Value Parameer Value r Ω r c Ω L H L m H r Ω i L H λ N

99 Five ses of differen measuremen signals are illusraed and esed using he seing-less proecion scheme: Tes A: Normal operaing condiion Tes B: Transformer energizaion inrush curren) Tes C: Transformer overexciaion Tes D: Through faul condiion Tes E: Inernal faul condiion Tes A: Normal Operaing Condiion The es signals used in his case are shown in fig k Volage_XFMR1_AG V) Volage_XFMR1_BG V) Volage_XFMR1_CG V) k k k k k Volage_XFMR2_AG V) Volage_XFMR2_BG V) Volage_XFMR2_CG V) Volage_XFMR2_NG V) k k Curren_XFMR1_A A) Curren_XFMR1_B A) Curren_XFMR1_C A) k k Curren_XFMR2_A A) Curren_XFMR2_B A) Curren_XFMR2_C A) Curren_XFMR2_N A) k Figure 3.21: Measuremen signals of he ransformer Tes B: energizaion) Tes B: Transformer Energizaion Inrush Curren) For ransformer energizaion, he es sysem in fig is used. A se of measuremen signals moniored during he energizaion is shown in he fig

100 Tes C: Transformer Overexciaion A se of measuremen signals moniored during he overexciaion is shown in he fig g g k Volage_XFMR1_AG V) Volage_XFMR1_BG V) Volage_XFMR1_CG V) k k k k k Volage_XFMR2_AG V) Volage_XFMR2_BG V) Volage_XFMR2_CG V) Volage_XFMR2_NG V) k k Curren_XFMR1_A A) Curren_XFMR1_B A) Curren_XFMR1_C A) k Curren_XFMR2_A A) Curren_XFMR2_B A) Curren_XFMR2_C A) Curren_XFMR2_N A) k Figure 3.22: Measuremen signals of he ransformer Tes C: overexciaion) Tes D: Through Faul Condiion For hrough faul condiion, he es sysem in fig is used, bu single-phase-oground faul is given a a cerain bus ouside he ransformer under proecion. The faul lass for 0.05 seconds, and hen i is cleared. In fig. 3.23, he fauled locaion is marked wih he red circle. 87

101 Figure 3.23: Faul locaion in he es sysem es D: hrough faul) A se of measuremen signals moniored during he hrough faul condiion is shown in he fig The single-phase-o-ground faul is given for 0.05 seconds, saring a 3.20 seconds. Figure 3.24: Measuremen signals of he ransformer Tes D: hrough faul) 88

102 Tes E: Inernal Faul Condiion For inernal faul condiion, he es sysem in fig is used. Figure 3.25: Faul locaion in he es sysem Tes E: inernal faul) Figure 3.26: Measuremen signals of he ransformer Tes E: inernal faul) 89

103 The single-phase-o-ground faul occurs a he phase-a erminal on he lef side of he ransformer for 0.05 seconds, and hen he faul is cleared. In fig. 3.25, he fauled locaion is marked wih he red circle. A se of measuremen signals moniored during he inernal faul condiion is shown in he fig To simulae he inernal faul condiion, he single-phase-o-ground faul is given inside he ransformer phase a) for 0.05 seconds, saring a 3.20 seconds. Figure 3.27: Confidence level of he DSE Tes A: normal operaion) g g m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side1_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side1_, A ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseB_Side1_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side1_, B ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side1_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side1_, C ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side2_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side2_, A ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseB_Side2_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side2_, B ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side2_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side2_, C ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseN_Side2_, N ka) ThroughMeasuremen_Curren_Measured_PhaseN_Side2_, N ka) m Confidence_Level %) Figure 3.28: Curren measuremens, esimaed values, and confidence level Tes A) 90

104 Performance Resuls for Tes A: Normal Operaing Condiion For he normal operaing condiion, he confidence level obained by he developed dynamic sae esimaor has been shown in he fig The resul graph shows 100% confidence level all he ime, which means ha measuremens are consisen wih he model and here is no faul condiion during he simulaion. The measured and esimaed currens a he primary and secondary side are compared wih differen colors as shown in he fig The measured and esimaed volages are also compared in he fig. 3.29: Program XfmHms - Page 1 of AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side2_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side2_, C kv) Confidence_Level %) Figure 3.29: Volage measuremens, esimaed values, and confidence level Tes A) I can be concluded ha he esimaed volages and currens are exacly same as he measured ones during he normal operaion condiion. Performance Resuls for Tes B: Transformer Energizaion Inrush Curren) For he ransformer energizaion, he confidence level obained by he developed dynamic sae esimaor shows he fig The resul graph shows 100% confidence level all he ime, which means ha measuremens are consisen wih he model and here is no faul condiion during he simulaion. 91

105 Figure 3.30: Confidence level of he DSE Tes B: ransformer energizaion) The measured and esimaed currens a he primary and secondary side are compared wih differen colors as shown in he fig g g m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side1_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side1_, A ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseB_Side1_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side1_, B ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side1_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side1_, C ka) m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side2_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side2_, A ka) ThroughMeasuremen_Curren_Esiamed_PhaseB_Side2_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side2_, B ka) m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side2_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side2_, C ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseN_Side2_, N ka) ThroughMeasuremen_Curren_Measured_PhaseN_Side2_, N ka) m Confidence_Level %) Figure 3.31: Curren measuremens, esimaed values, and confidence level Tes B) The measured and esimaed volages are also compared in he fig

106 g g AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side2_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side2_, C kv) Confidence_Level %) Figure 3.32: Volage measuremens, esimaed values, and confidence level Tes B) I can be concluded ha he esimaed volages and currens are exacly same as measured ones during he normal operaion condiion. Performance Resuls for Tes C: Transformer Overexciaion For he ransformer overexciaion, he confidence level obained by he developed dynamic sae esimaor is shown in he fig The resul graph shows 100% confidence level all he ime, which means ha measuremens are consisen wih he model and here is no faul condiion during he simulaion. 93

107 Figure 3.33: Confidence level of he DSE Tes C: ransformer overexciaion) The measured and esimaed currens a he primary and secondary side are compared wih differen colors as shown in he fig g g m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side1_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side1_, A ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseB_Side1_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side1_, B ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side1_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side1_, C ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseA_Side2_, A ka) ThroughMeasuremen_Curren_Measured_PhaseA_Side2_, A ka) m ThroughMeasuremen_Curren_Esiamed_PhaseB_Side2_, B ka) ThroughMeasuremen_Curren_Measured_PhaseB_Side2_, B ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseC_Side2_, C ka) ThroughMeasuremen_Curren_Measured_PhaseC_Side2_, C ka) m m ThroughMeasuremen_Curren_Esiamed_PhaseN_Side2_, N ka) ThroughMeasuremen_Curren_Measured_PhaseN_Side2_, N ka) m Confidence_Level %) Figure 3.34: Curren measuremens, esimaed values, and confidence level Tes C) 94

108 199.6 AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side1_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side1_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side1_, C kv) AcrossMeasuremen_Volage_Esiamed_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Measured_PhaseAN_Side2_, A kv) AcrossMeasuremen_Volage_Esiamed_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Measured_PhaseBN_Side2_, B kv) AcrossMeasuremen_Volage_Esiamed_PhaseCN_Side2_, C kv) AcrossMeasuremen_Volage_Measured_PhaseCN_Side2_, C kv) Confidence_Level %) Figure 3.35: Volage measuremens, esimaed values, and confidence level Tes C) The measured and esimaed volages are also compared in he fig I can be concluded ha he esimaed volages and currens are exacly same as measured ones during he normal operaion condiion. Figure 3.36: Confidence level of he DSE Tes D: hrough faul) Performance Resuls for Tes D: Through Faul Condiion For he hrough faul condiion, he confidence level obained by he developed dynamic sae esimaor is shown in he fig The resul graph shows 100% confidence level all he ime, which means ha measuremens are consisen wih he model and here is 95

109 no faul condiion during he simulaion. The measured and esimaed currens a he primary and secondary side are compared wih differen colors as shown in he fig Figure 3.37: Curren measuremens, esimaed values, and confidence level Tes D) The measured and esimaed volages are also compared in he fig

110 Figure 3.38: Volage measuremens, esimaed values, and confidence level Tes D) Performance Resuls for Tes E: Inernal Faul Condiion For he inernal faul condiion, he confidence level obained by he developed dynamic sae esimaor is shown in fig During mos of he ime, he confidence level is 100%, which means ha measuremens are consisen wih he model. However, a ime 0.2 second in fig. 3.39, he confidence level drops o 0%, which means ha an inernal faul has occurred somewhere in he ransformer. Then, he confidence level recovers 100% in 0.05s as he ransformer reurns o he normal operaing condiion. Figure 3.39: Confidence level of he DSE Tes E: inernal faul) 97

111 Figure 3.40: Curren measuremens, esimaed values, and confidence level Tes E) The measured and esimaed currens a he primary and secondary side are compared wih differen colors as shown in he following fig The measured and esimaed volages are also compared in he following fig Noe ha here is a specific duraion in which he confidence level is zero, and herefore, i can be concluded ha any inernal fauls have occurred in he ransformer under proecion during his period. 98

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI) ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114

More information

This is the submitted version of a paper presented at IEEE PowerTech Conference Eindhoven.

This is the submitted version of a paper presented at IEEE PowerTech Conference Eindhoven. hp://www.diva-poral.org Preprin This is he submied version of a paper presened a IEEE PowerTech Conference Eindhoven. Ciaion for he original published paper: Singh, R S., Hooshyar, H., Vanfrei, L. (2015)

More information

ECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009

ECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009 ECMA-373 2 nd Ediion / June 2012 Near Field Communicaion Wired Inerface (NFC-WI) Reference number ECMA-123:2009 Ecma Inernaional 2009 COPYRIGHT PROTECTED DOCUMENT Ecma Inernaional 2012 Conens Page 1 Scope...

More information

Multiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability

Multiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability Muliple Load-Source Inegraion in a Mulilevel Modular Capacior Clamped DC-DC Converer Feauring Faul Toleran Capabiliy Faisal H. Khan, Leon M. Tolber The Universiy of Tennessee Elecrical and Compuer Engineering

More information

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method Invesigaion and Simulaion Model Resuls of High Densiy Wireless Power Harvesing and Transfer Mehod Jaber A. Abu Qahouq, Senior Member, IEEE, and Zhigang Dang The Universiy of Alabama Deparmen of Elecrical

More information

4 20mA Interface-IC AM462 for industrial µ-processor applications

4 20mA Interface-IC AM462 for industrial µ-processor applications Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha

More information

Automatic Power Factor Control Using Pic Microcontroller

Automatic Power Factor Control Using Pic Microcontroller IDL - Inernaional Digial Library Of Available a:www.dbpublicaions.org 8 h Naional Conference on Advanced Techniques in Elecrical and Elecronics Engineering Inernaional e-journal For Technology And Research-2017

More information

Transient Testing of Protective Relays: Study of Benefits and Methodology

Transient Testing of Protective Relays: Study of Benefits and Methodology PSERC Transien Tesing of Proecive Relays: Sudy of Benefis and Mehodology Final Projec Repor Power Sysems Engineering Research Cener A Naional Science Foundaion Indusry/Universiy Cooperaive Research Cener

More information

Programmable DC Electronic Loads 8600 Series

Programmable DC Electronic Loads 8600 Series Daa Shee Programmable DC Elecronic Loads 99 Washingon Sree Melrose, MA 02176 Phone 781-665-1400 Toll Free 1-800-517-8431 Visi us a www.tesequipmendepo.com 2U half-rack 3U 6U USB RS232 GPIB The programmable

More information

Development of Temporary Ground Wire Detection Device

Development of Temporary Ground Wire Detection Device Inernaional Journal of Smar Grid and Clean Energy Developmen of Temporary Ground Wire Deecion Device Jing Jiang* and Tao Yu a Elecric Power College, Souh China Universiy of Technology, Guangzhou 5164,

More information

Programmable DC Electronic Load 8600 Series

Programmable DC Electronic Load 8600 Series Daa Shee Programmable DC Elecronic Load The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and

More information

P. Bruschi: Project guidelines PSM Project guidelines.

P. Bruschi: Project guidelines PSM Project guidelines. Projec guidelines. 1. Rules for he execuion of he projecs Projecs are opional. Their aim is o improve he sudens knowledge of he basic full-cusom design flow. The final score of he exam is no affeced by

More information

Programmable DC Electronic Loads 8600 Series

Programmable DC Electronic Loads 8600 Series Daa Shee Programmable DC Elecronic Loads The programmable DC elecronic loads provide he performance of modular sysem DC elecronic loads in a compac benchop form facor. Wih fas ransien operaion speeds and

More information

A Harmonic Circulation Current Reduction Method for Parallel Operation of UPS with a Three-Phase PWM Inverter

A Harmonic Circulation Current Reduction Method for Parallel Operation of UPS with a Three-Phase PWM Inverter 160 Journal of Power Elecronics, Vol. 5, No. 2, April 2005 JPE 5-2-9 A Harmonic Circulaion Curren Reducion Mehod for Parallel Operaion of U wih a Three-Phase Inverer Kyung-Hwan Kim, Wook-Dong Kim * and

More information

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib 5h Inernaional Conference on Environmen, Maerials, Chemisry and Power Elecronics (EMCPE 016 Pulse Train Conrolled PCCM Buck-Boos Converer Ming Qina, Fangfang ib School of Elecrical Engineering, Zhengzhou

More information

Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B

Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B COMPETENCE IN MEASUREMENT Universal microprocessor-based ON/OFF and P programmable conroller MS8122A MS8122B TECHNICAL DESCRIPTION AND INSTRUCTION FOR USE PLOVDIV 2003 1 I. TECHNICAL DATA Analog inpus

More information

2600 Capitol Avenue Suite 200 Sacramento, CA phone fax

2600 Capitol Avenue Suite 200 Sacramento, CA phone fax 26 Capiol Avenue Suie 2 Sacrameno, CA 9816 916.64.4 phone 916.64.41 fax www.esassoc.com memorandum dae Sepember 2, 216 o from subjec Richard Rich, Ciy of Sacrameno; Jeffrey Dorso, Pioneer Law Group Brian

More information

White paper. RC223 (type B) residual-current release

White paper. RC223 (type B) residual-current release Whie paper (ype B) residual-curren release (ype B) residual curren release Index 1. Generals... 2 2. Applicaion descripion... 3 2.1 Applicaions...3 2.2 Applicaion examples...4 2.3 How does an operae?...6

More information

Dead Zone Compensation Method of H-Bridge Inverter Series Structure

Dead Zone Compensation Method of H-Bridge Inverter Series Structure nd Inernaional Conference on Elecrical, Auomaion and Mechanical Engineering (EAME 7) Dead Zone Compensaion Mehod of H-Bridge Inverer Series Srucure Wei Li Insiue of Elecrical Engineering and Informaion

More information

A New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method

A New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method Proceedings of he 8h WSEAS Inernaional Conference on ELECTRIC POWER SYSTEMS, HIGH VOLTAGES, ELECTRIC MACHINES (POWER '8) A New Volage Sag and Swell Compensaor Swiched by Hyseresis Volage Conrol Mehod AMIR

More information

Generating Polar Modulation with R&S SMU200A

Generating Polar Modulation with R&S SMU200A Rohde & Schwarz producs: SMU00 Generaing Polar Modulaion wih R&S SMU00 Polar modulaion is a mehod where digial modulaion is realized as a combinaion of phase and ampliude modulaion, raher han using an

More information

Motion-blurred star image acquisition and restoration method based on the separable kernel Honglin Yuana, Fan Lib and Tao Yuc

Motion-blurred star image acquisition and restoration method based on the separable kernel Honglin Yuana, Fan Lib and Tao Yuc 5h Inernaional Conference on Advanced Maerials and Compuer Science (ICAMCS 206) Moion-blurred sar image acquisiion and resoraion mehod based on he separable kernel Honglin Yuana, Fan Lib and Tao Yuc Beihang

More information

LECTURE 1 CMOS PHASE LOCKED LOOPS

LECTURE 1 CMOS PHASE LOCKED LOOPS Lecure 01 (8/9/18) Page 1-1 Objecive LECTURE 1 CMOS PHASE LOCKED LOOPS OVERVIEW Undersand he principles and applicaions of phase locked loops using inegraed circui echnology wih emphasis on CMOS echnology.

More information

A WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS

A WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS A WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS Kalle Rui, Mauri Honanen, Michael Hall, Timo Korhonen, Veio Porra Insiue of Radio Communicaions, Helsini Universiy of Technology

More information

BELECTRIC: Enhanced Frequency Control Capability

BELECTRIC: Enhanced Frequency Control Capability BELECTRIC: Enhanced Frequency Conrol Capabiliy Tim Müller, CTO 28/03/2018 0 Company profile Yearly oal revenue of 550M EUR 84 MW / 95 MWh energy sorage sysems insalled or under consrucion Over 120 paens

More information

Proceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017

Proceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017 on Mechanical, Elecrical and Medical Inelligen Sysem 7 Consan On-ime Conrolled Four-phase Buck Converer via Saw-oohwave Circui and is Elemen Sensiiviy Yi Xiong a, Koyo Asaishi b, Nasuko Miki c, Yifei Sun

More information

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling EE 330 Lecure 24 Amplificaion wih Transisor Circuis Small Signal Modelling Review from las ime Area Comparison beween BJT and MOSFET BJT Area = 3600 l 2 n-channel MOSFET Area = 168 l 2 Area Raio = 21:1

More information

Memorandum on Impulse Winding Tester

Memorandum on Impulse Winding Tester Memorandum on Impulse Winding Teser. Esimaion of Inducance by Impulse Response When he volage response is observed afer connecing an elecric charge sored up in he capaciy C o he coil L (including he inside

More information

Disribued by: www.jameco.com 1-800-831-4242 The conen and copyrighs of he aached maerial are he propery of is owner. 16K-Bi CMOS PARALLEL E 2 PROM FEATURES Fas Read Access Times: 200 ns Low Power CMOS

More information

Comparison of ATP Simulation and Microprocessor

Comparison of ATP Simulation and Microprocessor Elecrical Engineering Research (EER), Volume 3, 15 Comparison of ATP Simulaion and Microprocessor Based Faul ocaion Using DFT H Nouri *1, F Jalili, T Boxshall 3 Power Sysems, Elecronics and Conrol Research

More information

AN303 APPLICATION NOTE

AN303 APPLICATION NOTE AN303 APPLICATION NOTE LATCHING CURRENT INTRODUCTION An imporan problem concerning he uilizaion of componens such as hyrisors or riacs is he holding of he componen in he conducing sae afer he rigger curren

More information

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost) Table of Conens 3.0 SMPS Topologies 3.1 Basic Componens 3.2 Buck (Sep Down) 3.3 Boos (Sep Up) 3.4 nverer (Buck/Boos) 3.5 Flyback Converer 3.6 Curren Boosed Boos 3.7 Curren Boosed Buck 3.8 Forward Converer

More information

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER INTRODUCTION: Being able o ransmi a radio frequency carrier across space is of no use unless we can place informaion or inelligence upon i. This las ransmier

More information

Control and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters

Control and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters Conrol and Proecion Sraegies for Marix Converers Dr. Olaf Simon, Siemens AG, A&D SD E 6, Erlangen Manfred Bruckmann, Siemens AG, A&D SD E 6, Erlangen Conrol and Proecion Sraegies for Marix Converers To

More information

B-MAC Tunable MAC protocol for wireless networks

B-MAC Tunable MAC protocol for wireless networks B-MAC Tunable MAC proocol for wireless neworks Summary of paper Versaile Low Power Media Access for Wireless Sensor Neworks Presened by Kyle Heah Ouline Inroducion o B-MAC Design of B-MAC B-MAC componens

More information

Industrial, High Repetition Rate Picosecond Laser

Industrial, High Repetition Rate Picosecond Laser RAPID Indusrial, High Repeiion Rae Picosecond Laser High Power: RAPID is a very cos efficien, compac, diode pumped Nd:YVO4 picosecond laser wih 2 W average power a 1064 nm. Is 10 ps-pulses have high pulse

More information

A New Measurement Method of the Dynamic Contact Resistance of HV Circuit Breakers

A New Measurement Method of the Dynamic Contact Resistance of HV Circuit Breakers A New Measuremen Mehod of he Dynamic Conac Resisance of HV Circui Breakers M. Landry*, A. Mercier, G. Ouelle, C. Rajoe, J. Caron, M. Roy Hydro-Québec Fouad Brikci Zensol Auomaion Inc. (CANADA) Inroducion

More information

ACTIVITY BASED COSTING FOR MARITIME ENTERPRISES

ACTIVITY BASED COSTING FOR MARITIME ENTERPRISES ACTIVITY BASED COSTING FOR MARITIME ENTERPRISES 1, a 2, b 3, c 4, c Sualp Omer Urkmez David Sockon Reza Ziarai Erdem Bilgili a, b De Monfor Universiy, UK, c TUDEV, Insiue of Mariime Sudies, Turkey 1 sualp@furrans.com.r

More information

GaN-HEMT Dynamic ON-state Resistance characterisation and Modelling

GaN-HEMT Dynamic ON-state Resistance characterisation and Modelling GaN-HEMT Dynamic ON-sae Resisance characerisaion and Modelling Ke Li, Paul Evans, Mark Johnson Power Elecronics, Machine and Conrol group Universiy of Noingham, UK Email: ke.li@noingham.ac.uk, paul.evans@noingham.ac.uk,

More information

4.5 Biasing in BJT Amplifier Circuits

4.5 Biasing in BJT Amplifier Circuits 4/5/011 secion 4_5 Biasing in MOS Amplifier Circuis 1/ 4.5 Biasing in BJT Amplifier Circuis eading Assignmen: 8086 Now le s examine how we C bias MOSFETs amplifiers! f we don bias properly, disorion can

More information

Electrical connection

Electrical connection Reference scanner Dimensioned drawing en 02-2014/06 50117040-01 200 500mm Disance on background/reference 10-30 V DC We reserve he righ o make changes DS_HRTR46Bref_en_50117040_01.fm Robus objec deecion

More information

Synchronization of single-channel stepper motor drivers reduces noise and interference

Synchronization of single-channel stepper motor drivers reduces noise and interference hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,

More information

Variation Aware Cross-Talk Aggressor Alignment by Mixed Integer Linear Programming

Variation Aware Cross-Talk Aggressor Alignment by Mixed Integer Linear Programming ariaion Aware Cross-alk Aggressor Alignmen by Mixed Ineger Linear Programming ladimir Zoloov IBM. J. Wason Research Cener, Yorkown Heighs, NY zoloov@us.ibm.com Peer Feldmann D. E. Shaw Research, New York,

More information

Increasing Measurement Accuracy via Corrective Filtering in Digital Signal Processing

Increasing Measurement Accuracy via Corrective Filtering in Digital Signal Processing ISSN(Online): 39-8753 ISSN (Prin): 347-67 Engineering and echnology (An ISO 397: 7 Cerified Organizaion) Vol. 6, Issue 5, ay 7 Increasing easuremen Accuracy via Correcive Filering in Digial Signal Processing

More information

Evaluation of Instantaneous Reliability Measures for a Gradual Deteriorating System

Evaluation of Instantaneous Reliability Measures for a Gradual Deteriorating System General Leers in Mahemaic, Vol. 3, No.3, Dec 27, pp. 77-85 e-issn 259-9277, p-issn 259-9269 Available online a hp:\\ www.refaad.com Evaluaion of Insananeous Reliabiliy Measures for a Gradual Deerioraing

More information

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK INTRODUCTION: Much of daa communicaions is concerned wih sending digial informaion hrough sysems ha normally only pass analog signals. A elephone line is such

More information

Modeling and Prediction of the Wireless Vector Channel Encountered by Smart Antenna Systems

Modeling and Prediction of the Wireless Vector Channel Encountered by Smart Antenna Systems Modeling and Predicion of he Wireless Vecor Channel Encounered by Smar Anenna Sysems Kapil R. Dandekar, Albero Arredondo, Hao Ling and Guanghan Xu A Kalman-filer based, vecor auoregressive (VAR) model

More information

20 JAHRE. SIB 100-TS Series. Arbitrary 4-Quadrant Voltage and Current Amplifiers. 500 W W DC khz / 1 MHz

20 JAHRE. SIB 100-TS Series. Arbitrary 4-Quadrant Voltage and Current Amplifiers. 500 W W DC khz / 1 MHz 20 JAHRE SIB 100-TS Series Arbirary 4-Quadran Volage and Curren Amplifiers 500 W - 4.000 W DC... 200 khz / 1 MHz 1 Arbirary 4-Quadran Volage and Curren Amplifiers SIB 100-TS Serie 500 W - 4.000 W DC -

More information

Knowledge Transfer in Semi-automatic Image Interpretation

Knowledge Transfer in Semi-automatic Image Interpretation Knowledge Transfer in Semi-auomaic Image Inerpreaion Jun Zhou 1, Li Cheng 2, Terry Caelli 23, and Waler F. Bischof 1 1 Deparmen of Compuing Science, Universiy of Albera, Edmonon, Albera, Canada T6G 2E8

More information

The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch.

The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch. Vickers Amplifier Cards Power Amplifiers for Proporional Valves EEA-PAM-56*-A-14 Design EEA-PAM-561-A-14 for use wih valve ypes: KDG5V-5, * and KDG5V-7, 1* series EEA-PAM-568-A-14 for use wih valve ypes:

More information

Chapter 2 Introduction: From Phase-Locked Loop to Costas Loop

Chapter 2 Introduction: From Phase-Locked Loop to Costas Loop Chaper 2 Inroducion: From Phase-Locked Loop o Cosas Loop The Cosas loop can be considered an exended version of he phase-locked loop (PLL). The PLL has been invened in 932 by French engineer Henri de Belleszice

More information

Double Tangent Sampling Method for Sinusoidal Pulse Width Modulation

Double Tangent Sampling Method for Sinusoidal Pulse Width Modulation Compuaional and Applied Mahemaics Journal 2018; 4(1): 8-14 hp://www.aasci.org/journal/camj ISS: 2381-1218 (Prin); ISS: 2381-1226 (Online) Double Tangen Sampling Mehod for Sinusoidal Pulse Widh Modulaion

More information

A3-305 EVALUATION OF FAILURE DATA OF HV CIRCUIT-BREAKERS FOR CONDITION BASED MAINTENANCE. F. Heil ABB Schweiz AG (Switzerland)

A3-305 EVALUATION OF FAILURE DATA OF HV CIRCUIT-BREAKERS FOR CONDITION BASED MAINTENANCE. F. Heil ABB Schweiz AG (Switzerland) 21, rue d'arois, F-75008 Paris hp://www.cigre.org A3-305 Session 2004 CIGRÉ EVALUATION OF FAILURE DATA OF HV CIRCUIT-BREAKERS FOR CONDITION BASED MAINTENANCE G. Balzer * D. Drescher Darmsad Universiy of

More information

Lecture 5: DC-DC Conversion

Lecture 5: DC-DC Conversion 1 / 31 Lecure 5: DC-DC Conversion ELEC-E845 Elecric Drives (5 ECTS) Mikko Rouimo (lecurer), Marko Hinkkanen (slides) Auumn 217 2 / 31 Learning Oucomes Afer his lecure and exercises you will be able o:

More information

Notes on the Fourier Transform

Notes on the Fourier Transform Noes on he Fourier Transform The Fourier ransform is a mahemaical mehod for describing a coninuous funcion as a series of sine and cosine funcions. The Fourier Transform is produced by applying a series

More information

Investigation of Novel Ultrasonic Positioning Method Installed in Sensor Network

Investigation of Novel Ultrasonic Positioning Method Installed in Sensor Network PIERS ONLINE, VOL. 5, NO. 4, 2009 321 Invesigaion of Novel Ulrasonic Posiioning Mehod Insalled in Sensor Nework Misuaka Hikia, Yasushi Hiraizumi, Hiroaki Aoki, Junji Masuda, and Tomoaki Waanabe Faculy

More information

A-LEVEL Electronics. ELEC4 Programmable Control Systems Mark scheme June Version: 1.0 Final

A-LEVEL Electronics. ELEC4 Programmable Control Systems Mark scheme June Version: 1.0 Final A-LEVEL Elecronics ELEC4 Programmable Conrol Sysems scheme 243 June 26 Version:. Final schemes are prepared by he Lead Assessmen Wrier and considered, ogeher wih he relevan quesions, by a panel of subjec

More information

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 ISSCC 27 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 29.8 A 3GHz Swiching DC-DC Converer Using Clock- Tree Charge-Recycling in 9nm CMOS wih Inegraed Oupu Filer Mehdi Alimadadi, Samad Sheikhaei,

More information

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c Inernaional Symposium on Mechanical Engineering and Maerial Science (ISMEMS 016 Phase-Shifing Conrol of Double Pulse in Harmonic Eliminaion Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi i1, c

More information

Comparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers

Comparative Analysis of the Large and Small Signal Responses of AC inductor and DC inductor Based Chargers Comparaive Analysis of he arge and Small Signal Responses of "AC inducor" and "DC inducor" Based Chargers Ilya Zelser, Suden Member, IEEE and Sam Ben-Yaakov, Member, IEEE Absrac Two approaches of operaing

More information

A NEW DUAL-POLARIZED HORN ANTENNA EXCITED BY A GAP-FED SQUARE PATCH

A NEW DUAL-POLARIZED HORN ANTENNA EXCITED BY A GAP-FED SQUARE PATCH Progress In Elecromagneics Research Leers, Vol. 21, 129 137, 2011 A NEW DUAL-POLARIZED HORN ANTENNA EXCITED BY A GAP-FED SQUARE PATCH S. Ononchimeg, G. Ogonbaaar, J.-H. Bang, and B.-C. Ahn Applied Elecromagneics

More information

Accurate Tunable-Gain 1/x Circuit Using Capacitor Charging Scheme

Accurate Tunable-Gain 1/x Circuit Using Capacitor Charging Scheme Accurae Tunable-Gain 1/x Circui Using Capacior Charging Scheme Byung-Do Yang and Seo Weon Heo This paper proposes an accurae unable-gain 1/x circui. The oupu volage of he 1/x circui is generaed by using

More information

Fault Diagnosis System Identification Based on Impedance Matching Balance Transformer

Fault Diagnosis System Identification Based on Impedance Matching Balance Transformer Inernaional Conference on Advanced Maerial Science and Environmenal Engineering (AMSEE 06) Faul Diagnosis Sysem Idenificaion Based on Impedance Maching Balance ransformer Yanjun Ren* and Xinli Deng Chongqing

More information

Demodulation Based Testing of Off Chip Driver Performance

Demodulation Based Testing of Off Chip Driver Performance Demodulaion Based Tesing of Off Driver Performance Wilfried Daehn Hochschule Magdeburg-Sendahl Fachbereich Elekroechnik Posfach 368 39 Magdeburg Phone: ++49 39 886 4673 Fa: ++49 39 886 426 Email: wilfried.daehn@compuer.org

More information

Engines (diesel, HFO ) and gas turbines

Engines (diesel, HFO ) and gas turbines Engines (diesel, HFO ) and gas urbines Energy Efficiency Produce power from your exhaus fumes www.aqylon.com Environmenally friendly s organic working fluids have a very low Global Warming Poenial (320).

More information

PSI 9000 WR Series. High Efficiency Programmable DC Power Sources. 3.3 kw to 15 kw THE POWER TEST EXPERTS.

PSI 9000 WR Series. High Efficiency Programmable DC Power Sources. 3.3 kw to 15 kw THE POWER TEST EXPERTS. PSI 9000 WR Series 3.3 kw o 15 kw High Efficiency Programmable DC Power Sources THE POWER TEST EXPERTS PSI 9000 WR Series 3.3 kw o 15 kw Produc Overview The microprocessor conrolled high efficiency laboraory

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) DUAL SWITCH-MODE SOLENOID DRIER HIGH CURRENT CAPABILITY (up o.5a per channel) HIGH OLTAGE OPERATI (up o 46 for power sage) HIGH EFFICIENCY SWITCHMODE OPERATI REGULATED OUTPUT CURRENT (adjusable) FEW EXTERNAL

More information

Power Efficient Battery Charger by Using Constant Current/Constant Voltage Controller

Power Efficient Battery Charger by Using Constant Current/Constant Voltage Controller Circuis and Sysems, 01, 3, 180-186 hp://dx.doi.org/10.436/cs.01.304 Published Online April 01 (hp://www.scirp.org/journal/cs) Power Efficien Baery Charger by Using Consan Curren/Consan olage Conroller

More information

A methodology for SoC top-level validation

A methodology for SoC top-level validation A mehodology for SoC op-level validaion Elecronic Design Process 02 Sylvan Dissoubray Monerey 1 Corporae Profile Founded in Nov.1999 15+ M¼UDLVHGLQ and 2001 100 employees in 5 counries 30 consulans 30+

More information

MET 487 Instrumentation and Automatic Control. Topics of Discussion

MET 487 Instrumentation and Automatic Control. Topics of Discussion MET 487 Insrumenaion and Auomaic onrol Sysem Response Paul I-Hai I Lin, Professor Elecrical and ompuer Engineering Technology Purdue Universiy For Wayne ampus Tex Book: Inro o Mecharonics and Measuremen

More information

Primary Side Control SMPS with Integrated MOSFET

Primary Side Control SMPS with Integrated MOSFET General Descripion GG64 is a primary side conrol SMPS wih an inegraed MOSFET. I feaures programmable cable drop compensaion and a peak curren compensaion funcion, PFM echnology, and a CV/CC conrol loop

More information

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information -550V Full Bridge Gae Driver INTEGRATED CIRCUITS DIVISION Feaures Full Bridge Gae Driver Inernal High Volage Level Shif Funcion Negaive 550V Lamp Supply Volage 3V o 12V CMOS Logic Compaible 8V o 12V Inpu

More information

Study on the Wide Gap Dielectric Barrier Discharge Device Gaofeng Wang

Study on the Wide Gap Dielectric Barrier Discharge Device Gaofeng Wang Sudy on he Wide Gap Dielecric Barrier Discharge Device Gaofeng Wang School of Informaion Engineering, Zhengzhou Universiy, Zhengzhou 450001, China 932167312@qq.com Keywords: DBD; Wide air gap; Plasma body;

More information

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems 1 HF Transformer Based Grid-Conneced Inverer Topology for Phoovolaic Sysems Abhiji Kulkarni and Vinod John Deparmen of Elecrical Engineering, IISc Bangalore, India. (abhijik@ee.iisc.erne.in, vjohn@ee.iisc.erne.in)

More information

Design of High-linearity Delay Detection Circuit for 10-Gb/s Communication System in 65-nm CMOS

Design of High-linearity Delay Detection Circuit for 10-Gb/s Communication System in 65-nm CMOS JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Prin) 1598-1657 hps://doi.org/10.5573/jsts.2017.17.6.742 ISSN(Online) 2233-4866 Design of High-lineariy Delay Deecion

More information

Aleksandrs Andreiciks, Riga Technical University, Ingars Steiks, Riga Technical University, Oskars Krievs, Riga Technical University

Aleksandrs Andreiciks, Riga Technical University, Ingars Steiks, Riga Technical University, Oskars Krievs, Riga Technical University Scienific Journal of Riga Technical Universiy Power and Elecrical Engineering Curren-fed Sep-up DC/DC Converer for Fuel Cell Applicaions wih Acive Overvolage Clamping Aleksandrs Andreiciks, Riga Technical

More information

General data 8/91. Overview

General data 8/91. Overview SIRIUS 3RS0, 3RS, 3RS0, 3RS Temperaure Monioring Relays General daa Overview Temperaure seing LED "Device on volage" LED "Relay swiched" Hyseresis swich NSB0_04a LED for display "Up and Down" keys Roary

More information

Transformer of tgδ on MSP430F1331 single chip microcomputer WANG Han 1 CAI Xinjing 1,XiaoJieping 2,Liu weiqing 2

Transformer of tgδ on MSP430F1331 single chip microcomputer WANG Han 1 CAI Xinjing 1,XiaoJieping 2,Liu weiqing 2 2nd Inernaional Workshop on Maerials Engineering and ompuer Sciences (IWMES 205 Transformer of gδ on MSP430F33 single chip microcompuer WANG Han AI Xinjing,XiaoJieping 2,Liu weiqing 2 School of elecrical

More information

MAP-AIDED POSITIONING SYSTEM

MAP-AIDED POSITIONING SYSTEM Paper Code: F02I131 MAP-AIDED POSITIONING SYSTEM Forssell, Urban 1 Hall, Peer 1 Ahlqvis, Sefan 1 Gusafsson, Fredrik 2 1 NIRA Dynamics AB, Sweden; 2 Linköpings universie, Sweden Keywords Posiioning; Navigaion;

More information

PRM and VTM Parallel Array Operation

PRM and VTM Parallel Array Operation APPLICATION NOTE AN:002 M and V Parallel Array Operaion Joe Aguilar VI Chip Applicaions Engineering Conens Page Inroducion 1 High-Level Guidelines 1 Sizing he Resisor 4 Arrays of Six or More Ms 5 Sysem

More information

MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones

MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones DATA BULLETIN MX629 DELTA MODULATION CODEC mees Mil-Sd-188-113 Feaures Mees Mil-Sd-188-113 Single Chip Full Duplex CVSD CODEC On-chip Inpu and Oupu Filers Programmable Sampling Clocks 3- or 4-bi Companding

More information

Special Insert. Everything you wanted to know about Type B residual current circuit breakers but never dared to ask

Special Insert. Everything you wanted to know about Type B residual current circuit breakers but never dared to ask Special Inser Everyhing you waned o know abou Type B residual curren circui breakers bu never dared o ask Claudio Amadori: R&D ABB 1 Figure 1 - Marking of he Type B residual curren circui breakers Type

More information

Auto-Tuning of PID Controllers via Extremum Seeking

Auto-Tuning of PID Controllers via Extremum Seeking 25 American Conrol Conference June 8-, 25. Porland, OR, USA ThA7.2 Auo-Tuning of PID Conrollers via Exremum Seeking Nick illingsworh* and Miroslav rsić Deparmen of Mechanical and Aerospace Engineering

More information

Evaluation of the Digital images of Penaeid Prawns Species Using Canny Edge Detection and Otsu Thresholding Segmentation

Evaluation of the Digital images of Penaeid Prawns Species Using Canny Edge Detection and Otsu Thresholding Segmentation Inernaional Associaion of Scienific Innovaion and Research (IASIR) (An Associaion Unifying he Sciences, Engineering, and Applied Research) Inernaional Journal of Emerging Technologies in Compuaional and

More information

ECE-517 Reinforcement Learning in Artificial Intelligence

ECE-517 Reinforcement Learning in Artificial Intelligence ECE-517 Reinforcemen Learning in Arificial Inelligence Lecure 11: Temporal Difference Learning (con.), Eligibiliy Traces Ocober 8, 2015 Dr. Iamar Arel College of Engineering Deparmen of Elecrical Engineering

More information

Installation and Operating Instructions for ROBA -brake-checker Typ

Installation and Operating Instructions for ROBA -brake-checker Typ (B.018102.EN) Guidelines on he Declaraion of Conformiy A conformiy evaluaion has been carried ou for he produc in erms of he EC Low Volage Direcive 2006/95/ EC and EMC Direcive 2004/108/EC. The Declaraion

More information

MODEL: M6SXF1. POWER INPUT DC Power R: 24 V DC

MODEL: M6SXF1. POWER INPUT DC Power R: 24 V DC Tension-Clamp Ulra-Slim Signal Condiioners M6S Series FUNCTION MODULE (PC programmable) Funcions & Feaures Mainenance-free ension clamp connecion Single inpu filer and funcion module 12 ypes of funcions

More information

How to Shorten First Order Unit Testing Time. Piotr Mróz 1

How to Shorten First Order Unit Testing Time. Piotr Mróz 1 How o Shoren Firs Order Uni Tesing Time Pior Mróz 1 1 Universiy of Zielona Góra, Faculy of Elecrical Engineering, Compuer Science and Telecommunicaions, ul. Podgórna 5, 65-246, Zielona Góra, Poland, phone

More information

MODEL: M6NXF1. POWER INPUT DC Power R: 24 V DC

MODEL: M6NXF1. POWER INPUT DC Power R: 24 V DC Screw Terminal Ulra-Slim Signal Condiioners M6N Series FUNCTION MODULE (PC programmable) Funcions & Feaures Single inpu filer and funcion module 12 ypes of funcions are PC programmable 7.5-mm wide ulra-slim

More information

THE OSCILLOSCOPE AND NOISE. Objectives:

THE OSCILLOSCOPE AND NOISE. Objectives: -26- Preparaory Quesions. Go o he Web page hp://www.ek.com/measuremen/app_noes/xyzs/ and read a leas he firs four subsecions of he secion on Trigger Conrols (which iself is a subsecion of he secion The

More information

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor 90 Journal of Power Elecronics, Vol. 5, No. 3, July 005 JPE 5-3-3 A Conrol Technique for 0Hz DC Oupu Ripple-Volage Suppression Using BIFRED wih a Small-Sized Energy Sorage Capacior Jung-Bum Kim, Nam-Ju

More information

SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers

SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers PRELIMINARY TECHNICAL INFORMATION SCiCoreDrive62 IGBT/MOSFET drivers HIGHLIGHTS - 6 channel IGBT driver - suiable for 200V IGBT (900 V max on DCLink) - Up o 8 A peak oupu curren - Collecor sensing & faul

More information

University of Alberta

University of Alberta Universiy of Albera Mulilevel Space Vecor PWM for Mulilevel Coupled Inducor Inverers by Behzad Vafakhah A hesis submied o he Faculy of Graduae Sudies and Research in parial fulfillmen of he requiremens

More information

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal Open Access Library Journal 218, Volume 5, e4682 ISSN Online: 2333-9721 ISSN Prin: 2333-975 Simulai Analysis of DC-DC Circui Based Simulink in Inelligen Vehicle erminal Weiran Li, Guoping Yang College

More information

RITEC, Inc. 60 Alhambra Rd., Suite 5 Warwick, RI (401) FAX (401) Powerful Ultrasonic Research Tool. A Modular Approach

RITEC, Inc. 60 Alhambra Rd., Suite 5 Warwick, RI (401) FAX (401) Powerful Ultrasonic Research Tool. A Modular Approach RITEC RAM-5 Versaile Compuer Conrolled Ulrasonic Sysem: Modular Approach allows Cusomizaion o Specific Experimenal Requiremens. High Power RF Burs Oupus as high as 5 kilowas for frequencies o 7 MHz. Three

More information

TSOP322.. IR Receiver Modules for Remote Control Systems VISHAY. Vishay Semiconductors

TSOP322.. IR Receiver Modules for Remote Control Systems VISHAY. Vishay Semiconductors TSOP3.. IR Receiver Modules for Remoe Conrol Sysems Descripion The TSOP3.. - series are miniaurized receivers for infrared remoe conrol sysems. PIN diode and preamplifier are assembled on lead frame, he

More information

ELR 9000 Series. Electronic DC Loads with Energy Recovery. 3.5 kw to 10.5 kw THE POWER TEST EXPERTS.

ELR 9000 Series. Electronic DC Loads with Energy Recovery. 3.5 kw to 10.5 kw THE POWER TEST EXPERTS. ELR 9000 Series 3.5 kw o 10.5 kw Elecronic DC Loads wih Energy Recovery THE POWER TEST EXPERTS ELR 9000 Series 3.5 kw o 10.5 kw Produc Overview The new series of elecronic DC loads wih regeneraion o he

More information

Communications II Lecture 7: Performance of digital modulation

Communications II Lecture 7: Performance of digital modulation Communicaions II Lecure 7: Performance of digial modulaion Professor Kin K. Leung EEE and Compuing Deparmens Imperial College London Copyrigh reserved Ouline Digial modulaion and demodulaion Error probabiliy

More information

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637 LVDS High-Speed Differenial Line Receivers Feaures Signaling Raes >400Mbps (200 MHz) Single 3.3V Power Supply Design Acceps ±350mV (ypical) Differenial Swing Maximum Differenial Skew of 0.35ns Maximum

More information

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter. Inroducion Oupu Volage ipple in Sep-Down and Sep-Up Swiching egulaors Oupu volage ripple is always an imporan performance parameer wih DC-DC converers. For inducor-based swiching regulaors, several key

More information