FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER

Size: px
Start display at page:

Download "FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER"

Transcription

1 FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER SD1 I-V MEASUREMENT OF MOS CAPACITOR *Note: On-the-spot evaluation may be carried out during or at the end of the experiment. Students are advised to read through this lab sheet before doing experiment. Your performance, teamwork effort, and learning attitude will count towards the marks. Page 1 / 20

2 1. Introduction A MOSFET (Metal Oxide Semiconductor Field Effect Transistor) is a four terminal device that consist of a Gate (G), Source (S), Drain (D) and Substrate (B). The gate structure that controls the conduction is simply a MOS capacitor. When the gate is biased such that the silicon surface under the gate is in accumulation or depletion (Vg < Vth), the channel region contains very few electrons and no appreciable current can flow between the drain and source. When Vg is biased so that inversion occurs (Vg Vth), a significant number of mobile electrons are generated adjacent to the silicon channel under the gate. This results in the formation of a conducting channel between the drain and source. Thus, the MOSFET structure allows one to modulate the source-drain conductance with voltage apply at the gate terminal. 1.1 Objectives: 1. To investigate the effect of bias on the operating modes of a MOSFET 2. To analyze the operating characteristics of a MOSFET 2. Equipment and Test Setup Procedure 2.1 Equipment Requirement Keithley model 93A IV Semiconductor Test System consisting of o 1 x Keithley model 236 Source Measure Unit o 1 x Keithley model 238 Source Measure Unit o 1 x Keithley model 2361 Trigger Controller o 3 x GPIB Cables o 4 x BNC to BNC Co-axial Cables 2 x Keithley model 237-ALG-2, Triaxial to Alligator Clips Cable System Controller with Metrics Interactive Characterization Software (ICS) Personal Computer 2.2 Connection Please check the system connection with the diagram as in Figure 2.2 Once the connection is established, turn on the IV measurement system by pushing the POWER ON / OFF switch of the respective instruments in the following order: Keithley model 2361 Trigger Controller Keithley model 236 Source Measure Unit (SMU 1) Keithley model 238 Source Measure Unit (SMU 2) System Controller (Personal Computer) Page 2 / 20

3 Figure 2.2: IV System Connection 2.3 Device Setup Device Connection WARNING: Before connection to the device under test, ensure that the IV System IS NOT in the OPERATE mode. (If the system is in OPERATE mode, the LED on any of the Source Measure Unit will light. To deactivate the OPERATE mode, use the METRICS ICS software and activate the MEASURE dialogue option menu and click on STOP button) Check with the Lab. Supervisor on the pin configuration of the MOSFET device given for the session before proceeding. Make connection as indicated in the connection diagram shown in Figure Page 3 / 20

4 Figure 2.3.1: Connection Diagram for MOSFET device Testing Ensure that Cable 1 (Triaxial side) is connected to SMU 1 (Keithley model 236) and Cable 2 (Triaxial side) is connected to SMU 2 (Keithley model 238) as indicated in the system connection diagram of Figure 2.2 Connect the MOSFET device given as follow: Clip the RED alligator clip of Cable 1 to the Gate Terminal of MOSFET device Clip the GREEN alligator clip of Cable 1 to the Source Terminal of MOSFET device Clip the RED alligator clip of Cable 2 to the Drain Terminal of MOSFET device Clip the GREEN alligator clip of Cable 2 to the Source Terminal of MOSFET device Once the connection to the MOSFET device is done, ensure that the device pin and the alligator clips ARE NOT SHORTED to one another. Leave the connected device on a NON CONDUCTIVE BASE Page 4 / 20

5 2.3 Starting Metrics ICS and Setup of Experiment Double-Click on the Metrics ICS icon on the Desktop to execute Metrics ICS. If Figure 2.3.1A is not showing the same attribute, simply go to Project Manager to change the attribute as described in Figure 2.3.1A Selection of Experiment File From the File Menu Options, Select Set Project Name. Select the following: Year: 2011 Course: Electronics Experiment: ID-VG Package: TO-92 Device Type: 2N7000 Course ID: SD 1 Comment: Group (no.) Figure 2.3.1A: File Open Select Select Instrument, as shown in Figure 2.3.1B. Click KI2361 in Availability column in Instrument dialogue box to highlight it and the click Connect button. K1236 appears in Selected column. Click KI2361 in Selected column and click Config. KI2361 TCU Setup dialogue box appears. Poll the GPIB address as below: K Figure 2.3.1B: Verify the GPIB address linked to the ICS ssytem Global Setup for Instruments for IV Measurement From the ICS main menu icon option, and click Setup Editor to activate the Setup menu as in Figure Click on New to add in ID_VG setup, choose Device as N-Channel Page 5 / 20

6 MOSFET. From this new setup, highlight each instrument and click on the respective nodes on the MOSFET (G-SMU1, D-SMU2, B & S GND). Figure : Setup Editor Menu From Setup Editor Menu, click Opts icon to activate the KI2361 Global Setup Menu for IV overall system setup Setup the Global Menu as follows: o Max Voltage: 20 o Max Current: 900.0m o Auto Rng Delay: o Trigger Model: Parallel o Local Sense Lockout: Check Box o Time Stamp Data: Check Box o Disable Message: Uncheck Box Once completed, click OK and exit to Editor Setup Menu Page 6 / 20

7 Figure shows the Project File of the IV Characterization experiment upon opening. A Data Sheet View will be displayed. This is the main menu of ICS Figure : Project File MOSFET IV Experiment Data Sheet View 3. IV Measurement Procedure 3.1 Drain Current (ID) versus Drain Voltage (VD) Curve Instrument Test Condition Setup for ID vs VG Characterization From the Setup Editor (See Figure ), click on the SMU 1 instrument icon (That is connected to the Gate, G Terminal), the SMU setup menu for SMU1 (Keithley model 236) will be activated as in Figure [Value = 4 V] Page 7 / 20

8 Figure 3.1.1: SMU Setup Menu Setup SMU 1 conditions for the MOSFET GATE terminal as follows: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VG) Measure: Current, (IG) Measure Rng (Range) Select: AUTO Force Conditions: Mode: CONST Value: 4.0 No. of Points: 101 Compl: 100m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box Once SMU 1 test conditions are completed, click on OK button and exit to Editor Setup Menu. In the same manner, setup the test conditions for SMU 2 by clicking on SMU 2 icon in the Editor Setup Setup SMU 2 conditions for the MOSFET DRAIN terminal as follows: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VD) Measure: Current, (ID) Measure Rng (Range) Select: AUTO Force Conditions: Mode: SWEEP Type: LIN Start: 0.0 Stop: 4.0 No. of Points: 101 (The Step Size is automatically calculated from [Stop Start] / [No. of Points]) OR (No. of Points = [Stop Start] / [Step Size]). Thus either key in No. of Step OR Step Size. Compl: 600m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Page 8 / 20

9 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box Once SMU 2 test conditions are completed, click on OK button and exit to Editor Setup Menu. After completing all the setup for both SMU test, click on DONE button on the Editor Setup Menu and exit to the Main ICS Menu Setup for Data Sheet View Once procedure had been completed, you should be in the main menu of ICS Click on the Options Pull-down menu and select Workspace as shown in Figure Check all the boxes in the Options section for the following: Show Messages Eng Notation Enable Data View Autoscale Update During Once completed, click OK and return to ICS main menu Figure : Workspace Menu Option Click on the DataView icon on the ICS main menu to display the Define DataView options. Select the Setup Name to ID_VG from the drop down list Check the Box for Column Vectors in the Data Orientation From the Data Vectors located at the bottom left-hand of Menu, select All Vectors. Click on Add> button to indicate all measurement parameters to be viewed in the Data Sheet. The vectors to be included will be shown in the View Vectors column. Page 9 / 20

10 Once completed, click on Apply button and then Done to return to ICS main menu 3.2 Performing Measurement Figure : Define Data View Menu Once the appropriate and necessary setup had been completed from procedures 2.2 to 3.1, measurement can be made. Click on the Measure icon Figure 3.2. of the main menu to activate the Measure Dialogue Menu as in Note: The Measure Dialogue Menu can be activated and de-activated by clicking on the Measure icon button. Select the Setup Name ID_VG from the drop down list. Select measurement mode to STANDARD from the drop down list Ensure that all cables to the IV measurement system and device pins are properly connected Click on the SINGLE button on the Measure Dialogue to begin the Measurement Once the measurement is completed, the results will be reflected in the Data Sheet View Page 10 / 20

11 3.3 Graph Plotting Figure 3.2: Measure Dialogue Upon completion of the IV measurement, plot the following graphs: Drain Voltage, VD versus Drain Current (X-axis=VD, Y1-axis=ID) Scale Type: LIN for both axes The graphs can be plotted as follows: Click on the Plot View icon From the Plot View Setup Menu, select the appropriate measurement vectors from the drop down list of Data Group for the respective axis Ensure that selection of Scale Type is correct for each graph Click Apply then Done when completed to exit from Plot View Setup and return to ICS main menu Figure 3.3: Plot View Setup Menu Page 11 / 20

12 3.4 MOSFET Family Characterization After the measurement had been completed for ID_VG curve, go to the Setup Editor as in procedure Click on the Copy icon on the Setup Editor Menu This will copy the present setup of ID_VG as another setup for the next measurement When prompted for a name in the Copy Setup, enter FAMILY in the box and click on OK when done. The Setup Editor now will consist of two setups, ID_VG and FAMILY To setup FAMILY characterization measurement, select FAMILY from the Setup Editor drop down list Figure 3.4.3: Selecting a Setup Similarly as in procedure 3.1.1, setup SMU 1 as follows: SMU 1 conditions for the MOSFET GATE terminal: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VG) Measure: Current, (IG) Measure Rng (Range) Select: AUTO Force Conditions: Page 12 / 20

13 Mode: STEP Start: 3.0 Stop: 4.5 No. of Steps: 4 (The Step Size is automatically calculated from [Stop Start] / [No. of Steps]) OR (No. of Steps = [Stop Start] / [Step Size]). Thus either key in No. of Step OR Step Size Compl: 100m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box Once SMU 1 test conditions are completed, click on DONE button and exit to Editor Setup Menu. There will be no change for the SMU 2 setup (SMU 2 test condition setup remains the same as in ID_VG measurement). Exit to ICS main menu Repeat procedure 3.2 to perform the MOSFET FAMILY Characterization. Take note to change the Setup Name to FAMILY from the drop down list of the Measure Dialogue Menu Once the measurement is completed, plot the graph of Drain Current (ID) vs Drain Voltage (VD) following procedure 3.3 for graph plotting (Adjust the scale whenever necessary) (X-axis=VD, Y1-axis=ID) Scale Type: LIN for both axes 3.5 Transconductance (GM) and Threshold Voltage (Vth) Extraction Upon completion of FAMILY characterization, proceed to setup the Transconductance (GM) and Threshold Voltage (Vth) extraction As in procedure to 3.4.3, select the Setup Name GM_VTH Set the test conditions for the respective SMU 1 and SMU 2 as follows (3.4.4): SMU 2 conditions for the MOSFET DRAIN terminal: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VD) Measure: Current, (ID) Measure Rng (Range) Select: AUTO Force Conditions: Mode: CONST Page 13 / 20

14 Value: 0.1 No. of Points: 201 Compl: 600m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box SMU 1 conditions for the MOSFET GATE terminal: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VG) Measure: Current, (IG) Measure Rng (Range) Select: AUTO Force Conditions: Mode: SWEEP Type: LIN Start: 0.0 Stop: 5.0 No. of Points: 201 (The Step Size is automatically calculated from [Stop Start] / [No. of Points]) OR (No. of Points = [Stop Start] / [Step Size]). Thus either key in No. of Point OR Step Size Compl: 100m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box Once completing procedure to , EXIT from Setup Editor and return to ICS Main Menu The transconductance, GM is calculated from the change in the drain current to a change in the gate voltage; GM = ID / VG (EQ 3.5.5) Page 14 / 20

15 3.5.6 To extract the GM, include the formula as stated in EQ in the ICS transform Editor as follows: Click on the Transform Editor icon in the ICS main menu, the Transform Editor Menu will be displayed as in Figure Figure : Transform Editor Menu Click on the Setup Name to select GM_VTH from the drop down list Enter on the first box provided, the transform formula for GM as follows: GM=DELTA(ID)/DELTA(VG) (EQ 3.5.5) Once the formula for GM had been completed, click on SAVE button; if there is no mistake made in entering the formula for GM, the formula will be acknowledged into the transform Click on DONE when completed and return to ICS Main menu Repeat as in procedure for selection of Vectors to be displayed in the Data Sheet View for GM_VTH setup and exit to ICS Main menu when completed Repeat procedure 3.2 to perform the MOSFET GM_VTH Extraction. Take note to change the Setup Name to GM_VTH from the drop down list of the Measure Dialogue Menu Once the measurement is completed, plot the graph of Drain Current (ID) vs Gate Voltage (VG) and Transconductance (GM) vs Gate Voltage (VG) following procedure 3.3 for graph plotting in the same plot (X-axis=VG, Y1-axis=ID, Y2-axis=GM) Scale Type: LIN for all axes 3.6 Sub-Threshold Current Conduction Upon completion of GM_VTH characterization, proceed to setup the Sub-Threshold (Sub-VTH) conduction. Page 15 / 20

16 3.6.1 As in procedure from to 3.4.3, select the Setup Name SUB_VTH Set the test conditions for the respective SMU 1 and SMU 2 as follows: SMU 1 conditions for the MOSFET GATE terminal: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VG) Measure: Current, (IG) Measure Rng (Range) Select: AUTO Force Conditions: Mode: SWEEP Type: LIN Start: 0.0 Stop: 2.5 No. of Points: 101 Compl: 100m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box SMU 2 conditions for the MOSFET DRAIN terminal: Stimulus: Voltage Stimulus Rng (Range) Select: AUTO Measure: Voltage, (VD) Measure: Current, (ID) Measure Rng (Range) Select: AUTO Force Conditions: Mode: CONST Value: 0.1 No. of Points: 101 Compl: 300m Report Compl: Check Box Options: Delay (sec): 0.0 Hold (sec): 0.0 Integration: 50Hz Filter: 1 RDG Suppress: Uncheck Box Pulse mode: Uncheck Box Page 16 / 20

17 Once completing procedure to , EXIT from Setup Editor and return to ICS Main Menu Repeat procedure 3.2 to perform the SUB-ITH measurement. Take note to change the Setup Name to SUB_ITH from the drop down list of the Measure Dialogue Menu Once the measurement is completed, plot the graph of Drain Current (ID) vs Gate Voltage (VG) following procedure 3.3. (X-axis=VG, Y1-axis=ID) Scale Type: LIN for X-axis and LOG for Y1 axis 4 Graph Plot Cursor Functions and Features 4.1 Cursor Functions The following describes some of the features in the graphical plot to aid user on graphical extraction Click on the Cursors Option Button on the left of the graph to display the various cursor functions. (As shown in Figure 4.1) To activate any of the cursor, click on the button next to the cursor shape. You can then use the mouse to drag the cursor along the plotted curve. On the bottom of the graph, the cursor position will also be indicated corresponding to the cursor that is activated. Figure 4.1: Cursor Select Functions Maximum Find: To find the maximum of a will locate the maximum point of the curve selected. Minimum Find: To find the minimum of a will locate the minimum point on the curve selected. plotted graph, click on button. The active cursor plotted graph, click on button. The active cursor Interpolation ON/OFF: In order to use interpolation, click on button. The interpolation will enable the cursor to be moved in between two sweep points so that a more accurate extraction of the value can be obtained. Page 17 / 20

18 4.2 Line Fit Functions To activate the line fit functions, click on the Fits button on the left of the graph. (As shown in Figure 4.2). Then, click on the Fit #1 or Fit #2 to extend the line fit functions Click on the cursor shape that has been previously activated. (Note: At least one of the cursor must be made active in order to use the line fit function) Move the cursor/s to the position of the curve where extraction is required Figure 4.2: Line Fit Functions On the bottom left of the plotted graph, the line fit value will be indicated with the X and Y intercept values Cursor Fit: Require two cursors to be activated, click on Linear Fit: Require two cursors to be activated, click on Exponential Fit: Require two cursors to be activated, click on Tangent Fit: Require one cursor to be activated, click on button. button. button. button. 5. MOSFET Characterization Analysis 5.1 From the graph obtained in of ID vs VD, sketch the graph on the space provided. Identify and comment on the various operation regions of the MOSFET device from the graph. (Level 1 Knowledge) 5.2 From the graph obtained in of ID vs VG (GM_VTH Extraction), identify the Threshold Voltage of the MOSFET device. (Hint: Obtain VG when GM is at its maximum. Locate with cursor the point on ID-VG curve at VG=GM (max). Use tangent fit to point on ID-VG curve) VTH = V (Level 1 Knowledge) Page 18 / 20

19 5.3 Compute the slope for Sub-Threshold Current from the graph obtained in of ID vs VG when VG = 1.5V and 2.1V. Sub_ITH Slope = (Level 3 Application) 6. Questions 6.1 Compare the similarity and differences of p-type MOS-C (MOS-Capacitor), n-type MOS-C, NMOS (n-type channel MOSFET) and PMOS (p-type channel MOSFET). (12 points) (Level 6 Evaluation) 6.2 Explain the output characteristics and transfer characteristics of NMOS (n-type channel MOSFET) and PMOS (p-type channel MOSFET), in enhancement & depletion modes. Describe also the three region of operation for the MOSFET. (18 points) (Level 2 - Comprehension) 6.3 For a given n-channel MOSFET where its gate and drain are tied together as picture below. Oxide thickness x max =100nm, N A = /cm 3, channel width/length, W/L = 8, effective electron mobility, µ n= 625 cm 2 /V-sec, and T = 300K. Employing the bulk-charge theory, determine I D when V G = V D = 1V. (10 points) (Level 3 Application) S VG = VD Ground p-si Ground Page 19 / 20

20 Marking Scheme Lab (10%) Assessment Components Hands-On & Efforts (2%) On the Spot Evaluation (2%) Lab Report (6%) Details The hands-on capability of the students and their efforts during the lab sessions will be assessed. The students will be evaluated on the spot based on the lab experiments and the observations on the transistor characteristics. Each student will have to submit his/her lab final report within 7 days of performing the lab experiment. The report should cover the followings: 1. Introduction, which includes background information on metal oxide semiconductor field effect transistor. 2. Experimental section, which includes the general summary of the lab experiment work. 3. Results and Discussions, which include the measured results, analysis, and evaluations, with neat graphs/images of the results and recorded data. 4. Conclusion, which includes a conclusion on the experimental. 5. List of References, which includes all the technical references cited throughout the entire lab report. The report must have references taken from online scientific journals (e.g and/or conference proceedings (e.g. Format of references: The references to scientific journals and text books should follow following standard format: Examples: [1] William K, Bunte E, Stiebig H, Knipp D, Influence of low temperature thermal annealing on the performance of microcrystalline silicon thin-film transistors, Journal of Applied Physics, 2007, 101, p [2] Hodges DA, Jackson HG, Analysis and design of digital integrated circuits, New York, McGraw-Hill Book Company, 1983, p. 76. Reports must be typed and single-spaced, and adopt a 12-point Times New Roman font for normal texts in the report. Any student found plagiarizing their reports will have the assessment marks for this component (6%) forfeited. The lab report has to be submitted to the staff in Nanotechnology Laboratory 2. Please make sure you sign the student list for your submission. No plagiarism is allowed. Though the electrical characteristics of the measured transistor from the same group can be similar, the report write-up cannot be duplicated for group members. The individual report has to be submitted within 7 days from the date of your lab session. Late submission is strictly not allowed. Page 20 / 20

8. Characteristics of Field Effect Transistor (MOSFET)

8. Characteristics of Field Effect Transistor (MOSFET) 1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors

More information

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#: Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary

More information

ECE 340 Lecture 40 : MOSFET I

ECE 340 Lecture 40 : MOSFET I ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do

More information

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

EE 501 Lab 1 Exploring Transistor Characteristics

EE 501 Lab 1 Exploring Transistor Characteristics Objectives: Tasks: EE 501 Lab 1 Exploring Transistor Characteristics Lab report due on Sep 8th, 2011 1. Make sure you have your cadence 6 work properly 2. Familiar with characteristics of MOSFET such as

More information

Gechstudentszone.wordpress.com

Gechstudentszone.wordpress.com UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits

More information

EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs. Teacher: Robert Dick GSI: Shengshuo Lu

EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs. Teacher: Robert Dick GSI: Shengshuo Lu EECS 312: Digital Integrated Circuits Lab Project 2 Extracting Electrical and Physical Parameters from MOSFETs Teacher: Robert Dick GSI: Shengshuo Lu Due 3 October 1 Introduction In this lab project, we

More information

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer The objective of this lab is to become familiar with methods to measure the dc current-voltage (IV) behavior of diodes

More information

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often

More information

UNIT 3: FIELD EFFECT TRANSISTORS

UNIT 3: FIELD EFFECT TRANSISTORS FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

More information

EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation

EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation Teacher: Robert Dick GSI: Shengshuo Lu Assigned: 5 September 2013 Due: 17 September 2013

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters Dept. of Electrical and Computer Engineering University of California, Davis March 18, 2010 Reading: Rabaey Chapter 3 [1]. Reference: Kang

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05 EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/5 Experiment #1: Reading: Reverse engineering of integrated circuits Jaeger 9.2: MOS transistor layout and design rules HP4145 basics:

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

University of Pittsburgh

University of Pittsburgh University of Pittsburgh Experiment #4 Lab Report MOSFET Amplifiers and Current Mirrors Submission Date: 07/03/2018 Instructors: Dr. Ahmed Dallal Shangqian Gao Submitted By: Nick Haver & Alex Williams

More information

Laboratory #9 MOSFET Biasing and Current Mirror

Laboratory #9 MOSFET Biasing and Current Mirror Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output

More information

DC Operating Point, I-V Curve Trace. Author: Nate Turner

DC Operating Point, I-V Curve Trace. Author: Nate Turner DC Operating Point, I-V Curve Trace Author: Nate Turner Description: This tutorial demonstrates how to print the DC-Operating Point as well as trace the I-V curves for a transistor in the tsmc 180nm process.

More information

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models

More information

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1. 1. A BJT has the structure and parameters below. a. Base Width = 0.5mu b. Electron lifetime in base is 1x10-7 sec c. Base doping is NA=10 17 /cm 3 d. Emitter Doping is ND=2 x10 19 /cm 3. Collector Doping

More information

Laboratory #5 BJT Basics and MOSFET Basics

Laboratory #5 BJT Basics and MOSFET Basics Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

LAB IV. SILICON DIODE CHARACTERISTICS

LAB IV. SILICON DIODE CHARACTERISTICS LAB IV. SILICON DIODE CHARACTERISTICS 1. OBJECTIVE In this lab you will measure the I-V characteristics of the rectifier and Zener diodes, in both forward and reverse-bias mode, as well as learn what mechanisms

More information

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture-45. MOS Field-Effect-Transistors Threshold voltage Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

A NEW DC MEASUREMENT PRINCIPLE TO FULLY COVER DEVICE SELF-HEATING

A NEW DC MEASUREMENT PRINCIPLE TO FULLY COVER DEVICE SELF-HEATING -1- A NEW DC MEASUREMENT PRINCIPLE TO FULLY COVER DEVICE SELF-HEATING Keywords: Device Self-Heating During DC Measurement, Data Sampling After Self-Heating Reached Final Value, IC-CAP Demo File Contents:

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND

More information

EE351 Laboratory Exercise 4 Field Effect Transistors

EE351 Laboratory Exercise 4 Field Effect Transistors Oct. 28, 2007, rev. July 26, 2009 Introduction The purpose of this laboratory exercise is for students to gain experience making measurements on Junction (JFET) to confirm mathematical models and to gain

More information

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION TO MOS TECHNOLOGY INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,

More information

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties

More information

EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS

EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS EXPERIMENT 2. NMOS AND BJT INVERTING CIRCUITS I. Introduction I.I Objectives In this experiment, you will analyze and compare the voltage transfer characteristics (VTC) and the dynamic response of the

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

BJT Characterization Laboratory Dr. Lynn Fuller

BJT Characterization Laboratory Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING BJT Characterization Laboratory Dr. Lynn Fuller 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email:

More information

Next Generation Curve Tracing & Measurement Tips for Power Device. Kim Jeong Tae RF/uW Application Engineer Keysight Technologies

Next Generation Curve Tracing & Measurement Tips for Power Device. Kim Jeong Tae RF/uW Application Engineer Keysight Technologies Next Generation Curve Tracing & Measurement Tips for Power Device Kim Jeong Tae RF/uW Application Engineer Keysight Technologies Agenda Page 2 Conventional Analog Curve Tracer & Measurement Challenges

More information

A graph is an effective way to show a trend in data or relating two variables in an experiment.

A graph is an effective way to show a trend in data or relating two variables in an experiment. Chem 111-Packet GRAPHING A graph is an effective way to show a trend in data or relating two variables in an experiment. Consider the following data for exercises #1 and 2 given below. Temperature, ºC

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET) FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there

More information

MOS TRANSISTOR THEORY

MOS TRANSISTOR THEORY MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the

More information

Real Analog - Circuits 1 Chapter 1: Lab Projects

Real Analog - Circuits 1 Chapter 1: Lab Projects Real Analog - Circuits 1 Chapter 1: Lab Projects 1.2.2: Dependent Sources and MOSFETs Overview: In this lab assignment, a qualitative discussion of dependent sources is presented in the context of MOSFETs

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance

More information

Introduction to VLSI ASIC Design and Technology

Introduction to VLSI ASIC Design and Technology Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

MODULE-2: Field Effect Transistors (FET)

MODULE-2: Field Effect Transistors (FET) FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

0.85V. 2. vs. I W / L

0.85V. 2. vs. I W / L EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

ECEN 474/704 Lab 1: Introduction to Cadence & MOS Device Characterization

ECEN 474/704 Lab 1: Introduction to Cadence & MOS Device Characterization ECEN 474/704 Lab 1: Introduction to Cadence & MOS Device Characterization Objectives Learn how to login on a Linux workstation, perform basic Linux tasks, and use the Cadence design system to simulate

More information

ENGI0531 Lab 2 Tutorial

ENGI0531 Lab 2 Tutorial ENGI0531 Lab 2 Tutorial Transient Analysis, Operating Points, Parameters and other miscellany Lakehead University Greg Toombs Winter 2009 1. Constructing the Circuit Copying a Cell View Start Cadence as

More information

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Lecture 15 Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Outline MOSFET transistors Introduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Comparison between JFET and

More information

(Refer Slide Time: 02:05)

(Refer Slide Time: 02:05) Electronics for Analog Signal Processing - I Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture 27 Construction of a MOSFET (Refer Slide Time:

More information

Prof. Paolo Colantonio a.a

Prof. Paolo Colantonio a.a Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high

More information

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 6, Issue 1 (May. - Jun. 2013), PP 62-67 Optimization of Threshold Voltage for 65nm PMOS Transistor

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which

More information

Experiment P55: Light Intensity vs. Position (Light Sensor, Motion Sensor)

Experiment P55: Light Intensity vs. Position (Light Sensor, Motion Sensor) PASCO scientific Vol. 2 Physics Lab Manual: P55-1 Experiment P55: (Light Sensor, Motion Sensor) Concept Time SW Interface Macintosh file Windows file illuminance 30 m 500/700 P55 Light vs. Position P55_LTVM.SWS

More information

The Design and Realization of Basic nmos Digital Devices

The Design and Realization of Basic nmos Digital Devices Proceedings of The National Conference On Undergraduate Research (NCUR) 2004 Indiana University Purdue University Indianapolis, Indiana April 15-17, 2004 The Design and Realization of Basic nmos Digital

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Session 2 MOS Transistor for RF Circuits

Session 2 MOS Transistor for RF Circuits Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand

More information

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana

More information

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror ECE4902 C2012 Lab 3 Qualitative MOSFET VI Characteristic SPICE Parameter Extraction using MOSFET Current Mirror The purpose of this lab is for you to make both qualitative observations and quantitative

More information

Keysight Technologies Making Field Effect Transistor Characterization Using SMU

Keysight Technologies Making Field Effect Transistor Characterization Using SMU Keysight Technologies Making Field Effect Transistor Characterization Using SMU B2900A Precision Source/Measure Unit Demo Guide Introduction The Keysight s B2900A Series Precision Source/Measure Unit (SMU)

More information

MOS Field Effect Transistors

MOS Field Effect Transistors MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Experiment 1.A. Working with Lab Equipment. ECEN 2270 Electronics Design Laboratory 1

Experiment 1.A. Working with Lab Equipment. ECEN 2270 Electronics Design Laboratory 1 .A Working with Lab Equipment Electronics Design Laboratory 1 1.A.0 1.A.1 3 1.A.4 Procedures Turn in your Pre Lab before doing anything else Setup the lab waveform generator to output desired test waveforms,

More information

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal

More information

Floating Body and Hot Carrier Effects in Ultra-Thin Film SOI MOSFETs

Floating Body and Hot Carrier Effects in Ultra-Thin Film SOI MOSFETs Floating Body and Hot Carrier Effects in Ultra-Thin Film SOI MOSFETs S.-H. Renn, C. Raynaud, F. Balestra To cite this version: S.-H. Renn, C. Raynaud, F. Balestra. Floating Body and Hot Carrier Effects

More information

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

Topic 2. Basic MOS theory & SPICE simulation

Topic 2. Basic MOS theory & SPICE simulation Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/

More information

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Experiment 10 Current Sources and Voltage Sources

Experiment 10 Current Sources and Voltage Sources Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different

More information

EE 2274 MOSFET BASICS

EE 2274 MOSFET BASICS Pre Lab: Include your CN with prelab. EE 2274 MOSFET BASICS 1. Simulate in LTspice a family of output characteristic curves (cutve tracer) for the 2N7000 NMOS You will need to add the 2N7000 model to LTspice

More information

4.1 Device Structure and Physical Operation

4.1 Device Structure and Physical Operation 10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,

More information

Common-source Amplifiers

Common-source Amplifiers Lab 1: Common-source Amplifiers Introduction The common-source amplifier is one of the basic amplifiers in CMOS analog circuits. Because of its very high input impedance, relatively high gain, low noise,

More information

ELEC 2210 EXPERIMENT 8 MOSFETs

ELEC 2210 EXPERIMENT 8 MOSFETs ELEC 10 EXPERIMENT 8 MOSFETs Objectives: The experiments in this laboratory exercise will provide an introduction to the MOSFET. You will use the Bit Bucket breadboarding system to build and test several

More information

Chapter 1. Introduction

Chapter 1. Introduction EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca

More information

JFET and MOSFET Characterization

JFET and MOSFET Characterization Laboratory-3 JFET and MOSFET Characterization Introduction Precautions The objectives of this experiment are to observe the operating characteristics of junction field-effect transistors (JFET's) and metal-oxide-semiconductor

More information

Engineering 3821 Fall Pspice TUTORIAL 1. Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill

Engineering 3821 Fall Pspice TUTORIAL 1. Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill Engineering 3821 Fall 2003 Pspice TUTORIAL 1 Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill 2 INTRODUCTION The PSpice program is a member of the SPICE (Simulation Program with Integrated Circuit

More information

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN OBJECTIVES 1. To design and DC bias the JFET transistor oscillator for a 9.545 MHz sinusoidal signal. 2. To simulate JFET transistor oscillator using MicroCap

More information

Free vibration of cantilever beam FREE VIBRATION OF CANTILEVER BEAM PROCEDURE

Free vibration of cantilever beam FREE VIBRATION OF CANTILEVER BEAM PROCEDURE FREE VIBRATION OF CANTILEVER BEAM PROCEDURE AIM Determine the damped natural frequency, logarithmic decrement and damping ratio of a given system from the free vibration response Calculate the mass of

More information

LAB I. INTRODUCTION TO LAB EQUIPMENT

LAB I. INTRODUCTION TO LAB EQUIPMENT 1. OBJECTIVE LAB I. INTRODUCTION TO LAB EQUIPMENT In this lab you will learn how to properly operate the oscilloscope Agilent MSO6032A, the Keithley Source Measure Unit (SMU) 2430, the function generator

More information

Lecture Integrated circuits era

Lecture Integrated circuits era Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-

More information

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

MOS Capacitance and Introduction to MOSFETs

MOS Capacitance and Introduction to MOSFETs ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,

More information

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure. FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel

More information

Voltage Current and Resistance II

Voltage Current and Resistance II Voltage Current and Resistance II Equipment: Capstone with 850 interface, analog DC voltmeter, analog DC ammeter, voltage sensor, RLC circuit board, 8 male to male banana leads 1 Purpose This is a continuation

More information

Figure 1: Electronics Workbench screen

Figure 1: Electronics Workbench screen PREFACE 3 Figure 1: Electronics Workbench screen When you concentrate on the concepts and avoid applying by rote a memorized set of steps you are studying for mastery. When you understand what is going

More information

Field - Effect Transistor

Field - Effect Transistor Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,

More information

Common-Source Amplifiers

Common-Source Amplifiers Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

More information