Is Now Part of To learn more about ON Semiconductor, please visit our website at

Size: px
Start display at page:

Download "Is Now Part of To learn more about ON Semiconductor, please visit our website at"

Transcription

1 s Now Par of To lear ore abou ON Seicoducor, please visi our websie a ON Seicoducor ad he ON Seicoducor logo are radearks of Seicoducor poes dusries, C dba ON Seicoducor or is subsidiaries i he Uied Saes ad/or oher couries. ON Seicoducor ows he righs o a uber of paes, radearks, copyrighs, rade secres, ad oher iellecual propery. A lisig of ON Seicoducor s produc/pae coverage ay be accessed a ON Seicoducor reserves he righ o ake chages wihou furher oice o ay producs herei. ON Seicoducor akes o warray, represeaio or guaraee regardig he suiabiliy of is producs for ay paricular purpose, or does ON Seicoducor assue ay liabiliy arisig ou of he applicaio or use of ay produc or circui, ad specifically disclais ay ad all liabiliy, icludig wihou liiaio special, cosequeial or icideal daages. Buyer is resposible for is producs ad applicaios usig ON Seicoducor producs, icludig copliace wih all laws, regulaios ad safey requirees or sadards, regardless of ay suppor or applicaios iforaio provided by ON Seicoducor. Typical paraeers which ay be provided i ON Seicoducor daa shees ad/or specificaios ca ad do vary i differe applicaios ad acual perforace ay vary over ie. All operaig paraeers, icludig Typicals us be validaed for each cusoer applicaio by cusoer s echical expers. ON Seicoducor does o covey ay licese uder is pae righs or he righs of ohers. ON Seicoducor producs are o desiged, ieded, or auhorized for use as a criical copoe i life suppor syses or ay FDA Class 3 edical devices or edical devices wih a sae or siilar classificaio i a foreig jurisdicio or ay devices ieded for iplaaio i he hua body. Should Buyer purchase or use ON Seicoducor producs for ay such uieded or uauhorized applicaio, Buyer shall ideify ad hold ON Seicoducor ad is officers, eployees, subsidiaries, affiliaes, ad disribuors harless agais all clais, coss, daages, ad expeses, ad reasoable aorey fees arisig ou of, direcly or idirecly, ay clai of persoal ijury or deah associaed wih such uieded or uauhorized use, eve if such clai alleges ha ON Seicoducor was eglige regardig he desig or aufacure of he par. ON Seicoducor is a Equal Opporuiy/Affiraive Acio Eployer. This lieraure is subjec o all applicable copyrigh laws ad is o for resale i ay aer.

2 AN-4153 Desigig Asyeric PWM Half-Bridge verers wih a Curre Doubler ad Sychroous Recifier usig FSFA-Series Fairchild Power Swiches (FPS TM roducio geeral, high-frequecy operaio allows he use of sallsized passive copoes i swich-ode power supplies (SMPS, hough i causes he swichig losses o icrease i a hard-swichig ode. To reduce swichig losses a high swichig frequecies, ay sof-swichig echiques have bee developed, icludig load-resoa ad zero-volagerasiio echiques. oad-resoa echiques use a resoa feaure of capaciors ad iducors durig he eire swichig period o vary he swichig frequecy, depedig o he ipu volage ad load curre. The chage of he swichig frequecy, i.e. pulse frequecy odulaio (PFM, akes i difficul o desig a SMPS icludig ipu filers. Sice here is o oupu iducor for filerig, he claped volage across oupu-recifyig diodes allows desigers o selec low-volage-raig diodes. However, he absece of he oupu iducor burdes he oupu capaciors whe he load curre icreases, akig load-resoa echiques usuiable for applicaios wih high oupu curre ad low oupu volage. O he oher had, zero-volage-rasiio echiques use a resoa feaure bewee parasiic copoes durig uro ad/or ur-off rasiios of he swichig period. Oe of he advaages of hese echiques is o use he parasiic copoes, such as he leakage iducace of he ai rasforer ad he oupu capaciaces of he swiches, so here is o eed o add ore exeral copoes o achieve sof swichig. addiio, hese echiques ake pulse-widh odulaio (PWM up wih fixed-swichig frequecy. Therefore, hese are easier o udersad, aalyze, ad desig ha load-resoa echiques. Due o is siple cofiguraio ad zero-volage swichig (ZS characerisic, a asyeric PWM half-bridge coverer is oe of he os popular opologies usig he zero-volage-rasiio echique. addiio, he ripple copoe of he oupu curre due o a oupu iducor becoes sall eough o be hadled by a appropriae oupu capacior. Beig easy o aalyze ad desig ad havig a oupu iducor, i is geerally used for applicaios wih high oupu curre ad low oupu volage (e.g. gae cosole power supplies. To hadle he large oupu curre, usig a sychroous recifier i he secodary side is popular o obai he coducio losses as ohic losses isead of diode losses. addiio, a curre doubler icreases he uilizaio of he ai rasforer whe he oupu curre is high. Fairchild s FSFA-series of gree power swiches (FPS iegraes a PWM coroller ad MOSFETs specifically desiged for asyeric-corolled opologies wih iial exeral copoes. pared wih discree-pwmcoroller-ad-mosfets soluios, FSFA-series swiches ca reduce oal cos, bill of aerials (BOM lis, size, ad weigh, while siulaeously icreasig efficiecy, produciviy, ad syse reliabiliy. This applicaio oe describes desig cosideraios of a asyeric PWM half-bridge coverer wih curre doubler ad sychroous recifier eployig FSFA-series swiches. icludes a sep-by-sep desig procedure as well as he geeral feaures ad operaioal priciples of he proposed opology. 1. Operaioal Priciples of a veioal Asyeric PWM Half-Bridge verer Figure 1 shows a coveioal asyeric PWM halfbridge coverer wih a ceer-apped rasforer. While he swich S 1 operaes wih a duy D, depedig o he ipu volage ad load curre, he swich S operaes wih 1-D. Durig DT S, i - is applied o he priary side of he rasforer ad he secodary diode D 1 urs o. The priary curre i pri icreases sice he ageizig curre i of he rasforer (o illusraed ad he oupu iducor curre i o icrease ogeher. Durig (1-DT S, is applied o he rasforer ad D urs o. The capacior C b is o oly a volage source durig (1-DT S bu also a DC-blockig capacior o preve rasforer sauraio. Whe he vol sec balace for he ageizig iducace of he rasforer is applied, he followig is obaied: 008 Fairchild Seicoducor rporaio Rev /9/08

3 v :1:1 D 1 O D loss1 T S DT S D loss T S (1-DT S S C b v T1 i D1 i o o v GS S 1 S S 1 i i pri S 1 i pri D Figure 1. veioal Asyeric PWM Half- Bridge verer wih a Ceer-Tapped Trasforer i D v T1 /( *( i - /( *(- ( i D (1 D D i (1 i D1 i D The vol sec balace for he oupu iducor yields: i O D O ( D ( where is he urs raio of he rasforer. biig Equaios (1 ad (, he oupu volage is obaied as: D(1 D O i (3 As ca be see i Figure (he gai curve accordig o he duy cycle usig Equaio (3 igorig urs raio, he gai is proporioal o he duy cycle up o 50% ad iversely proporioal o i above 50%. Because of his syery, he axiu duy cycle should be resriced up o 50% o regulae he oupu volage. The loss pars of he duy cycle by he leakage iducace are o cosidered i Equaio (3. Figure 3 shows he key wavefors of he coveioal asyeric PWM halfbridge coverer illusraed i Figure 1. Sice boh secodary recifyig diodes coduc, he volage across he priary side of he rasforer becoes zero durig D loss1 T S ad D loss T S. As a resul, he oupu volage is o as high as i Equaio (3, which is obaied by averagig, recifyig, ad scalig dow v T1 by. addiio, he applied volage o he priary side of he rasforer durig powerig odes ( 1 ~ ad 3 ~ 4 is slighly less ha i or due o he leakage iducace as show i Figure 3. Therefore, he oupu volage equaio could be obaied as: O Figure 3. Key Wavefors of he veioal Asyeric PWM Half-Bridge verer D(1 D i 4 O TS where O is he oupu load curre ad F is he forward volage drop of he secodary side-recifyig diodes. To desig he rasforer, he ageizig curre us be kow. Assue ha he ageizig iducace ad he oupu iducace are high eough for he curre ripple o he o be igored ad he leakage iducace is low eough for he duy loss pars o be egleced. The he curre wavefors are siplified as show i Figure 4. To ee he curre sec balace for C b, he posiive par of he priary curre i pri is equivale o he egaive par such ha he ageizig curre is obaied as: F (4 Figure. Noralized Gai Curve Figure 4. Siplified Curre Wavefors i he Priary Side 008 Fairchild Seicoducor rporaio Rev /9/08

4 O O D O (1 D (1 D where is he DC copoe of i. As ca be see i Equaio (5, could be zero whe he duy cycle is 50%. Geerally i has a DC offse, so he core sauraio has o be ake io accou whe he rasforer is desiged.. Operaioal Priciples of a Asyeric PWM Half-Bridge verer wih Curre Doubler ad Sychroous Recifier For low-oupu-volage ad high-oupu-curre applicaios, he curre doubler is widely used. Figure 5 illusraes he asyeric PWM half-bridge coverer wih he curre doubler o he secodary side. The secodary widig is a sigle-eded cofiguraio, while he oupu iducors are divided io wo saller iducors. To icrease he oal efficiecy, a sychroous recifier (SR coprised of MOSFETs wih low R ds(o is used. The curre doubler has several advaages copared o he coveioal ceerapped cofiguraio. Firs, he DC copoe of he ageizig curre is lower ha or equal o ha of he ceer-apped cofiguraio, which akes i possible o use he saller core for he rasforer. The aou of he ageizig curre is he sae as ha of he ceer-apped cofiguraio whe each oupu iducor carries half he load curre. The aou of he ageizig curre is reduced whe he oupu iducors carry he load curre uevely. Secod, he roo-ea-square (rs value of he secodary widig curre is saller ha ha of he ceerapped cofiguraio, sice alos half of he load curre flows hrough each oupu iducor. As a resul, he low curre desiy for he secodary widig could be used wih he sae core ad he sae gauge of wire. Third, he widig iself is easier ha he ceer-apped cofiguraio. This is oable especially for uli-oupu applicaios because of he liiaio of he pi uber of he bobbi of he rasforer. Fourh, he gae sigals for SR are obaied easily ad effecively fro he oupu iducors, as show i Figure 6(b. A appropriae gae volage (e.g., bewee 10 ad 0 could be easily obaied fro he oupu iducors due o a eough uber of urs, while he secodary side uber of urs of he rasforer is oly a few. Addiioally, he separaed oupu iducors reduce he burde of he cos of he bigger core. These advaages ake he curre doubler oe of he os popular opologies for high-oupu-curre applicaios. (5.1. Operaioal Priciples Figure 7 shows he ode aalysis for he asyeric PWM half-bridge coverer wih he curre doubler ad correspodig key wavefors. Assue ZS is achieved sufficiely wih very shor duraio. The ZS odes ca be igored i he ode aalysis. The ZS operaio is discussed i deail i he ex secio. Oher assupios are: (1 The DC-blockig capacior C b is large eough o eglec he volage ripple o i, ad ( All elees i he circui are ideal. Figure 5. Asyeric PWM Half-Bridge verer wih he Curre Doubler Figure 6. Mehods for Producig he Gae Driver Sigal Usig; (a he Trasforer; (b he Oupu ducor 008 Fairchild Seicoducor rporaio Rev /9/08 3

5 e s sar wih Mode, a powerig ode. Whe S 1 urs o, i - is applied o he priary side of he rasforer. The ageizig curre i icreases wih he slope of ( i - /. The slope of he curre of O1 is deeried by subracig he oupu volage fro ( i - / because SR urs off. O he oher had, he curre of O decreases wih he slope of O / O, which is free-wheelig hrough SR 1. While wo oupu iducors share he load curre, SR 1 carries he whole load curre. The secodary widig of he rasforer hadles oly i so ha i / is he refleced curre o he priary side of he rasforer ad i is superiposed o he ageizig curre, which cosiues he priary curre i pri. fac, v T is slighly lower ha he value illusraed i Figure 7 due o leakage iducace (see Chaper 1. is igored i his secio o siplify aalysis. Whe S 1 urs off, Mode 3 begis. As he oupu capaciace of S is discharged, v T1 decreases. becoes zero whe he oupu capaciace volage of S equals. A his ie, he body diode of SR urs o sice is reverse-biased volage is eliiaed. Subsequely, boh SRs ur o ogeher durig his ode. The body diode of S urs o afer he S oupu capaciace is wholly discharged ad ha of S 1 is eirely charged. Sice boh SRs ur o, i ad i O are free-wheelig wih he slope of O / O1 ad O / O, respecively, ad v T1 ad v T are zero, is applied oly o he leakage iducace, causig he priary curre s polariy o chage rapidly. Whe S urs o afer he S body diode coducs, he S ZS codiio is achieved. The duraio of his ode is obaied as: D loss O (6 D T i S Mode 4, aoher powerig ode, sars wih he ed of couaio bewee SRs. The applied volage o he priary side of he rasforer is so ha he ageizig curre decreases wih he slope of / ad :1 S SR i o D loss1 T S DT S D loss T S (1-DT S GS S (a Mode 1 ( 0 ~ 1 O :1 i pri i ( i - / - / S SR i o ( i - / v T (b Mode ( 1 ~ O - / :1 - O / O1 i o i S SR o i o1 (( i - /- O / O1 ( /- O / O - O / O O (c Mode 3 ( ~ 3 i i SR :1 di o1 di o di o1 di o S SR i o (d Mode 4 ( 3 ~ 4 O (e Key wavefors Figure 7. Mode Aalysis ad Wavefors for Asyeric PWM Half-Bridge verer wih he Curre Doubler 008 Fairchild Seicoducor rporaio Rev /9/08 4

6 he slope of i O is ( /- O / O. The oher iducor curre is free-wheelig hrough SR. As ca be see i Figure 7, he large ripple o each oupu iducor is cacelled because of he ou-of-phase. Therefore, wo saller iducors ca be used i he curre doubler cofiguraios copared wih he ceer-apped or bridge recifyig cofiguraios. Whe S urs off, Mode 1 sars as aoher regeeraig ode. The operaig priciple of Mode 1 is alos he sae as Mode 3, excep for a ZS codiio. Mode 1, v T1 becoes zero a he isa whe he oupu capaciace volage of S 1 is equivale o i -. Before his isa, he load curre o he oupu iducor O is refleced o he priary side of he rasforer ad helps o ee he ZS codiio of he swiches. The eergy sored i he leakage iducace oly has o discharge ad charge he oupu capaciace of he swiches afer his isa. Therefore, he ZS codiio for S 1 is harder ha S sice i - is higher ha i geeral. all oher respecs, Mode 1 ca be aalyzed i he sae way as Mode 3. The duraio of Mode 1 is obaied as: D O loss 1 (1 D i T (7 S The deailed oupu volage is calculaed wih Equaios (6 ad (7 as: O D(1 D i O T S where SR is he volage across he MOSFET as a SR durig powerig odes. is siilar o Equaio (4 excep for he urs raio, which is half ha of he coveioal coverer. By odifyig Equaio (5, he DC ad ripple copoes of i are obaied as: Δi SR (8 O ( D D (9 (1 D i ( DTS Dloss1 TS (10 where ad O are he DC copoes of he oupu iducor curres... ZS diios he previous secio, he duraio for ZS operaio was oied o siplify ode aalysis. More deailed aalysis for ZS operaio is give i his secio o discover a exac ZS codiio for each swich. Figure 8 shows he deailed odes for Mode 1. Fro 0, he priary curre sars o charge ad discharge he oupu capaciace of he swiches. Before he drai volage of S 1, v D reaches o i -, he doed erial of he rasforer is egaive so ha SR 1 is sill reverse-biased. Therefore, o oly he eergy i he leakage iducace, bu also he eergy of he load curre, helps S 1 be discharged fro i o i -. Afer v D is reduced ore ha i -, he doed erial of he rasforer chages is polariy, which allows he body diode of SR 1 o ur o. Therefore, he ageizig iducace is shor-circuied so ha he swiches are charged ad discharged by he eergy i he leakage iducace oly fro a. Fially, v D is fully discharged a b, so he priary curre flows hrough he body diode of S 1, as ca be see i Figure 8(c. Afer c, he priary curre flows hrough boh he chael ad he body diode sice he gae sigal of S 1 is applied. Mode begis wih he ed of he couaio bewee SRs fro 1. For he ZS operaio of S 1 here are hree codiios i Figure 8, as follows: (1 The eergy i he leakage iducace should be sufficie o discharge S 1 fro i - o zero ad charge S fro o i. ( The isa b us be earlier ha whe he priary curre chages is polariy. Oherwise, he drai volages of S 1 ad S are agai charged ad discharged, respecively. (3 The gae sigal of S 1 us be applied before he priary curre chages is polariy. Figure 9 shows he deailed odes i Mode 3. While he deailed ode aalysis is siilar o he case of Figure 8, hree codiios for he ZS operaio of S are differe fro hose of Figure 8: (1' Sice he polariy of he rasforer erials chages whe v DS reaches, he porio of dischargig S by he load curre, ~ d, is uch larger ha 0 ~ a i Figure 8. Therefore, he reaiig porio of dischargig S by he eergy i he leakage iducace oly is shoreed; he ZS of S is easier o achieve copared wih he ZS of S 1. Therefore, he eergy i he leakage iducace should be sufficie o discharge S fro o zero ad charge S 1 fro i - o i. (' The couaio bewee SRs begis wih he chage of polariy of he rasforer erials so ha i akes loger fro e o he isa whe he curres i SRs are equal. addiio, he couaio slope is ore sluggish ha he case i Figure 8, sice he applied volage o he leakage iducace is reduced o fro i -. (3' The gae sigal of S us be applied before he priary curre chages is polariy if diio (3 is saisfied due o he sae dead ie ad he reaso eioed i (. Wih respec o boh eergy ((1 ad (1 ad iig (( & 3 ad ( & 3, he ZS codiio of S 1 is ore difficul o achieve ha ha of S. Therefore, he ZS codiio should be cosidered wih S 1 oly. geeral, he codiio for iig is easily saisfied if he codiio for eergy is 008 Fairchild Seicoducor rporaio Rev /9/08 5

7 saisfied. Therefore, he required leakage iducace for he ZS of boh swiches a special load codiio ca be calculaed as: COSS > D(1 D i TS ( [(1 D ] O, ar i D O, ar (11 where C OSS is he oupu capaciace of he swich ad O,ar is he arge load codiio where a desiger was he syse o operae i ZS codiio wih he leakage iducace. A easy way o achieve ZS for boh swiches eve a ligh load codiios is o icrease. However, he icreased icreases duy loss pars by reducig he slope of he priary curre i Modes 1 ad 3. This resuls i he icrease of coducio loss for he reduced effecive duy cycle. Therefore, i is o recoeded as a ehod o icrease for ZS a very ligh load. Accordig o Equaio (9, as he load curre decreases, he DC copoe of he ageizig curre decreases as well. f he DC copoe of i is less ha half he ripple copoe of i, he ZS operaio is perfored by he ageizig iducace wih he leakage iducace. Equaio (11, igorig he secod er i he deoiaor, :1 S SR i o O D loss1 T S (a Mode 1_1 ( 0 ~ a (1-DT S DT S :1 S S SR v D i - v DS i o i SR i O (b Mode 1_ ( a ~ b :1 S SR i o ( i - / O i pri (c Mode 1_3 ( b ~ c 0 a b c 1 :1 (e Key wavefors S SR i o O (d Mode 1_4 ( c ~ 1 Figure 8. Deailed Mode Aalysis Durig Mode Fairchild Seicoducor rporaio Rev /9/08 6

8 rearragee for yields: < C D(1 D OSS i (1 D T i S D, O ar (1 To obai appropriae ad usig Equaios (11 ad (1, ieraios are ecessary. A exaple of his is give i he ex secio..3. Sychroous Recifier is ore profiable ha he coducio losses o he secodary recifyig sage are coposed of ohic losses isead of diode losses whe he oupu curre is high. Sice os of load curre flow hrough he chael, coducio losses ca be reduced draaically if sychroous MOSFETs wih very low R ds(o (less ha several Ω ur o ad off appropriaely. buck-derived opologies such as forward, half-bridge, ad full-bridge coverers, he gae sigal for SR is easily obaied fro he :1 S SR i o O D loss T S (a Mode 3_1 ( ~ d DT S (1-DT S :1 S S SR v DS i - v D i o i i SR O (b Mode 3_ ( d ~ e :1 S SR i pri i o - / O (c Mode 3_3 ( e ~ f d e f 3 :1 (e Key wavefors S SR i o O (d Mode 3_4 ( f ~ 3 Figure 9. Deailed Mode Aalysis Durig Mode Fairchild Seicoducor rporaio Rev /9/08 7

9 ai rasforer (as show i Figure 6(a. Ulike flyback or C coverers, here is o eed o add ay oher special fucios, excep for he drivig circui. Ease of cosrucio of he SR driver is aoher reaso o use he half-bridge opology for high-oupu-load-curre applicaios. Moreover, whe usig a curre doubler, i is ore efficie o ge he gae sigal fro he oupu iducors ha fro he ai rasforer (as show i Figure 6(b. Figure 10 illusraes he SR gae-sigal wavefors fro he ai rasforer ad he oupu iducors. is difficul o ue up he urs raio a ad b (where a s / 1 ad b s / o ake he sufficie gae volage (as show i Figure 10(a. This is because boh posiive ad egaive pars are depede o oly o he urs raios a ad b bu also o. Addiioally, he power loss by he egaive par of he gae sigal is deeried by he urs raio,, ad i. O he oher had, he power loss by he egaive par of he gae sigal does o deped o he load codiio (as show i Figure 10(b, where c 3 / 1 ad d 4 /. addiio, durig he duy loss par, D loss1 T S ad D loss T S, he gae sigals chage heir polariy o a egaive value so ha he SRs ur off rapidly ad defiiely. This helps o reduce he ur-off loss of he sychroous MOSFETs. v T v gae_ v gae_sr v gae_ v gae_sr Dloss1TS ( i- / ( i- // a -( i- // b - / - // a // b Dloss1TS (( i- /- O/ c - O/ d DlossTS DlossTS (a - O/ c ( /- O/ d (b Sae shape as v excep for c Sae shape as v O excep for d Figure 10. Gae Sigals for Sychroous Recifier; (a Trasforer upled; (b Oupu ducor upled 3. Desig Procedure ad Exaple his chaper, a desig procedure is show usig he desig referece illusraed i Figure 11. The arge syse for his exaple is a gae cosole power-supply ui wih 1 of oupu volage ad 30 A of oupu load curre. To hadle he large oupu-load curre, he curre doubler wih he sychroous recifier discussed i he previous chaper is used. Sice he ipu coes fro a power facor correcio (PFC circui, he ipu-volage rage is o wide. [STEP 1] Syse Specificaios The firs sep i desigig is o defie he syse specificaios. Geerally, a PFC circui is used for ediuor high-power applicaios such as CD/PDP T syses, gae cosole power supplies, ad bea projecors o ee ieraioal haroic regulaios. Thus, he ipu volage rage for he ai power sage (i.e. he oupu volage of PFC sage is alos fixed (e.g., 370~410 dc. However, he ipu volage rage ay be wideed o ee special requirees. his chaper, he arge specificaios are: Noial ipu volage: 390 dc pu volage rage: 370~410 dc Oupu volage: 1 Oupu curre: 30 A Swichig frequecy: 100 khz [STEP ] Turs Raio ad Duy Cycle The oupu volage equaio (Equaio 8 is used o deerie urs raio. However, he oupu volage equaio coais he leakage ad ageizig iducace, which are o ye deeried. Therefore, a desiger should ake assupios for he followig: SR cosiderig R ds(o of used MOSFETs as a SR; α, he raio bewee ad ; The leakage iducace ha will be chaged laer by ieraios of Equaios (11 ad (1; The oial duy cycle a he oial ipu volage. Accordig o Equaio (8, he urs raio is obaied as: O D (1 D i, ( D (1 D i, 4( O SR αts (13 ( O SR α where i, ad D are he oial ipu volage ad he oial duy cycle a i,, respecively. For urs raio, he duy cycle a a ipu volage ad a load curre is calculaed as: D ( 4 O αi SR O its ( Fairchild Seicoducor rporaio Rev /9/08 8

10 C10 FUSE1 R105 cc R107 Cvcc #7 -cc #3 Dvcc Rvcc #1 D #9 H-cc Np Ns N1 Ddr1 Rdr1 Qdr1 Rs1 0 Q101 Cs1 u o 1/30A N4 i PFC oupu Clik C107 Cfb U- RT # FB rol C Chvcc #10 CTR N Rdr Ddr Qdr Q10 Rs Cs u1 01 N3 R10 #4 CS C103 #5 SG U1 FSFA100 #6 PG R101 Figure 11. Referece Desig Scheaic Desig Exaple For he exaple, he followig values are assued: SR 0.3 α is 0.95 The iiial leakage iducace is 0 µh. This ay be icreased afer checkig he ZS codiio. Takig he core size for 360W io accou, if is less ha his value, he produciviy is o good. The oial duy cycle a 390 dc is 0.4. Usig hese values, he urs raio is obaied by Equaio (13 as: μ ( ( μ ( yieldig a urs raio is. The oial duy cycle a he oial ipu volage is recalculaed by Equaio (14 as: D ( μ μ [STEP 3] Mageizig ad eakage ducace Usig he urs raio obaied i Sep, he ZS codiio could be checked wih Equaios (11 ad (1. Desig Exaple This exaple is desiged o achieve he ZS operaio fro full- o 30%-load codiio usig he leakage iducace ad he ageizig iducace. The duy cycle a 30% load codiio ad he axiu ipu volage is obaied by Equaio (14 as: ( μ μ Sice C OSS of he FSFA100 MOSFETs is 150 pf, he required leakage iducace is obaied wih as: C [(1 D ] OSS i > D(1 D, D i TS O ar O, ar 1 ( 150 p [ ( ] ( μ 9 400μ (400μ 0μ 400μ 0μ 1.0μH. The required leakage iducace is 1.0 µh, which is oo sall o corol i a ass producio. f he obaied value is larger ha he assued value, he obaied value is used, ad he SMPS desiger us repea Sep o check if he urs raio is sill valid. However, i his desig exaple, he desiger chooses he iiial value for produciviy, ad here is o ieraio eeded. Figure 1. Priary Curre Wavefor 008 Fairchild Seicoducor rporaio Rev /9/08 9

11 The ageizig iducace ca be deeried usig Equaio (1 as: D(1 D i TS < C D OSS O, ar (1 D i ( μ 150 p ( μ 638μH. Therefore, is seleced as 600 µh. [STEP 4] Trasforer Usig Equaios (9 ad (10, he peak ageizig curre is obaied as: Δi O (1 D ( DT S D loss D (1 D 1TS ( i (15 The axiu value of he peak ageizig curre occurs whe each oupu iducor carries half he load curre for he wors case ad he duy cycle is zero durig sarup or rasie isa. Therefore, he axiu i is: i ax O (16 The iiu uber of urs for he rasforer priary side is give as: ax i i N P (17 A B e ax where A e is he effecive cross-secioal area of he used core i, ad B ax is he axiu flux desiy i Tesla. B ax 0.~0.5 T is recoeded if here is o referece daa. The uber of urs for he rasforer secodary side is obaied as: NP NS (18 where N P is larger ha N i P i Equaio (17. The diaeer of he wire is seleced based o he curre desiy, whose rage is geerally 4~10 A/. is recoeded o selec he curre desiy as low as possible o reduce coducio losses o he wire. However, ry o reduce he widig layers a he sae ie. The ore widig layers, he ore circulaig curre caused by he proxiiy effec. Soeies ryig o reduce coducio losses by icreasig he wire diaeer akes coducio losses icrease by icreasig he circulaig curre. addiio, i is beer o choose a wire wih uli-srads of hier wire, such as iz wire, o iiize he ski effec. Whe he oupu iducor curre ripple is igored, Figure 1 shows he priary-curre wavefor. The rs value of his wavefor is give as: rs P i P1 P P3 ( P1 P1 P P ( P3 P3P4 P4 D (1 D ( Δi (0 Δi (1 O Δi ( O Δi P4 (3 where ad Δi are defied i Equaios (9 ad (10. For he secodary-side widig, half he load curre is he rs value whe i is assued ha each oupu iducor carries he load curre evely ad he ripple o he oupu iducor is sall eough o be igored. Desig Exaple Whe he duy cycle is zero, he axiu i is obaied as: O 30 ax i.31a. The give core is EER404 (A e 158. The iiu urs uber for he rasforer priary side is calculaed as: N i P ax i A B e ax 600μ μ 0.3 Whe N P is seleced as 39, he secodary urs uber is obaied as 6. Use Equaios (19-(3 o ge he rs value of he rasforer priary side curre. Assue each oupu iducor carries he oupu load curre evely a he oial codiio (D P A P A P A P A 008 Fairchild Seicoducor rporaio Rev /9/08 10

12 Therefore, he rs value of he rasforer priary side curre is obaied by Equaio (19 as: rs P i ( (( A ( 1.15(.51 (.51 3 ( The rs value of he rasforer secodary side curre is half he load curre, so i rs S 15 A. Sice he diaeer of he wire becoes oo hi, i is o easy o wid 39 urs for he priary side of he rasforer i wo layers. Choose he bigges wire ha ca be woud 13 urs i oe layer of he bobbi for EER404. Due o cosideraio of he ski effec, iz wire of 100 srads wih AWG38 (Aerica wire gauge is seleced as he priary wire. his case, he curre desiy is aroud.9 A/. For he secodary side, 50-srad iz wire wih AWG36 is chose where he curre desiy is aroud 4.7 A/. [STEP 5] Oupu ducace The oupu iducor curre ripple is give as: ( O SR (1 D Dloss1 TS Δ i (4 ( O1 O SR ( D Dloss TS Δ io (5 O geeral, he curre ripple o he oupu iducor is se o 10-0% of he raed oupu load curre. Desig Exaple he desig exaple, he ripple o each oupu iducor is seleced o be less ha 0% of he raed oupu load curre. The iducaces are calculaed as: 01 0 ( O SR (1 D Dloss 1 TS Δi (1 0.3( μ 13.μH 6 ( O SR ( D Dloss TS ΔiO. (1 0.3( μ 9.4μH 6 To icrease produciviy, boh oupu iducors are seleced as he sae value, 15µH. [STEP 6] Operaig frequecy Figure 11, he operaig frequecy f S is obaied by usig he followig equaio whe FSFA-series is used. 7kΩ f S 100 [ khz] (6 R 105 Desig Exaple For he desig exaple, he frequecy seig resisor R 105 is seleced as 7 kω for 100 khz operaio. [STEP 7] DC-Blockig Capaciace has bee assued ha he DC-blockig capacior is large eough o eglec he volage ripple o i. However, oo large a DC-blockig capacior leads o slow dyaic respose. Therefore, i is recoeded o ake he volage ripple o he DC-blockig capacior aroud 10% of he ipu volage. The volage ripple o he DC-blockig capacior is obaied as: Dloss1TS P1 DlossTS P Δ v 1 ( D Dloss1 TS ( P1 P (7 Desig Exaple Whe he volage ripple o he capacior is 30, he Dlockig capaciace is calculaed usig Equaio (7 as: C 10 Dloss 1T S P1 DlossTS P 1 Δv C10 ( D Dloss 1 TS ( P1 P μ μ ( μ ( F Therefore, 0 F is seleced as he DC-blockig capacior. [STEP 8] Sesig Resisor The pulse-by-pulse curre lii of he FSFA-series swiches ca be adjused by chagig R 101 i Figure 11. is deeried by he peak of he priary curre obaied usig Equaio (1 whe he ipu volage is axiized. Due o he ripple curre of he ageizig iducace, he axiu peak of he priary curre happes whe he ipu volage is axiized. Desig Exaple iuig wih he exaple, calculae he duy cycle a he axiu ipu volage ad full-load codiios usig Equaio ( Fairchild Seicoducor rporaio Rev /9/08 11

13 410,100% ( O 4 αi SR O its ( μ μ μ 60 μ The, he peak of he priary curre is obaied cobiig Equaios (7, (9, (10, ad (1 as: P Δi O (1 D D 1 O (1 D i DTS (1 D i ( μ ( μ ( μ 0μ 3.7A Sice he ieral hreshold volage for he pulse-by-pulse curre lii is -0.58, 0.1 Ω is seleced as he sesig resisor, R 101. [STEP 9] Sychroous Recifier The volage sresses o he SRs are calculaed as: Di 1 (8 SR (1 D i SR (9 For widigs o drive he gae of he SRs, durig powerig odes he volages across he oupu iducors are: (1 D i O (30 D Desig Exaple i O O (31 siderig he wors case for each SR, he volage sresses o he are: D i Q 101 (1 D 3 ( i Q A N-chael power MOSFET wih 8Ω of R ds(o ad 100 of he volage raig, HUF7565G3, is seleced for boh SRs wih cosideraio of he volage rigig ad overshoo. The volages across he oupu iducors durig powerig odes are: ( D@ 370,100% 370 ( i 01 O ax ( O i i 0 O 1 ax D@ 370,100% O 1 14 To proec he SRs, he gae sigal has o be resriced ±0. The urs raios bewee he oupu iducors ad he widigs for he gae drivers are: N N N N [STEP 10] Exeral Sof Sar A sarup, he duy cycle sars icreasig slowly o esablish he correc workig codiios for rasforers, iducors, ad capaciors. The volage o he oupu capaciors is progressively icreased o soohly esablish he required oupu volage. For he FSFA-series, he sofsar ie is ierally ipleeed for 15s whe he operaig frequecy is se o 100 khz. addiio, o help he sof-sar operaio, a capacior ad a resisor are coeced o he R T pi exerally, as show i Figure 11. Before he power supply is powered o, he capacior C 107 reais fully discharged. Afer power-o, C 107 becoes charged gradually by he curre hrough he R T pi, which deeries he operaig frequecy. The curre hrough he R T pi is iversely proporioal o he oal ipedace of he coeced resisors. The oal ipedace durig sarup is lower ha ha of he oral operaio because R 107 is added o R 105 i parallel, which eas he operaig frequecy decreases coiuously fro higher o oial. Eveually, C 107 is fully charged o he R T pi volage ad he operaig frequecy is deeried by R 105 oly. Durig C 107 chargig ie, he operaig frequecy is higher ha durig oral operaio. asyeric PWM halfbridge coverers, a swichig period coais powerig ad couaio periods. The eergy cao be rasferred o he oupu side durig he couaio period. Sice he DC 008 Fairchild Seicoducor rporaio Rev /9/08 1

14 lik volage applied o he D pi ad he leakage iducace of he ai rasforer are fixed, he powerig period over he swichig period is shorer i high swichig frequecies. As C 107 is charged, he swichig frequecy decreases so ha he powerig period over he swichig period icreases. is helpful o sar SMPS wih he ieral sof-sar ie ogeher. Desig Exaple 4. Desig Suary Figures 13 ad 14 show he full scheaic of he referece desig ad is rasforer cofiguraio. Table 1 shows he deailed wire iforaio of he rasforer. The elecrical feaures of he rasforer are described i Table. he desig exaple,. µf ad 1 kω are seleced as C 107 ad R 107, respecively. Figure 13. Full Scheaic wih poes alues of he Referece Desig N P N S Figure 14. Trasforer srucio of he Referece Desig 008 Fairchild Seicoducor rporaio Rev /9/08 13

15 Table 1. Trasforer Widig Specificaios Pi No. Widig (sar ed Wire Turs Widig Mehod sulaio Tape (5 u 1T N P 1 8 iz wire (AWG srads (1 39 T Soleoid sulaio Tape (5 u 1T 1 N S 16 9 iz wire (AWG36 50 srads 6 T Soleoid NOTE: 1. sulaio ape (5 µ, 1T each should be isered bewee he layers. Table. Trasforer Elecrical Characerisics Mageizig ducace ( 1-8 Pi Spec. Reark 600 µh (ypical (600 µh ± 5% eakage ducace ( µh ± 10% 100 khz, 1 All oher pis ope 100 khz, 1 All oher pis shored 5. Experieal Resuls Figures 15 ad 16 show he experieal wavefors of he coverer desiged i he previous chaper a he oial ipu ad he full-load codiio. The gae sigal of S 1, he priary- ad secodary-side volages across he ai rasforer, ad he priary curre are show i Figure 15. These wavefors are cosise wih he heoreical aalysis, icludig he ZS operaio. The oupu iducor curres ad he SRs curres are show i Figure 16. The oupu iducor curres are ubalaced due o he duy cycle ad he parasiic copoes, which eas he averaged ageizig curre is saller ha ha of he ceer-apped cofiguraio. [1] Figure 17 shows he widig volages for he gae driver circuis of SRs a he full-load codiio. The upper wavefors are for he iducor couplig illusraed i Figure 6(b, while he lower oes are for he rasforer couplig illusraed i Figure 6(a. As ca be see i Figure 17, sice he widig volage decreases o he egaive a he ur-off rasiio i he upper wavefors, he SRs are ured off ore rapidly ad defiiely ha i he rasforer couplig case. Figure 17, he saller egaive pars i he iducor couplig case are show copared o he rasforer couplig case. The saller egaive pars allow he power losses o he gae driver circui for SRs o be reduced. The ZS operaios a various load codiios are show i Figure 18. The drai volage ad he gae sigal of he lower side swich are displayed. As desiged i he previous chaper, he coverer shows ZS operaio dows o 30% load codiio. The efficiecy of he coverer is show i Figure 19. The easured efficiecies are 93.7%, 94.6%, ad 93.1% a 0%, 50%, ad 100% of he raed load codiio, respecively. shows a argial perforace so ha he 85 PUS progra ca be achieved wih well-desiged PFC ad DC-DC sages. Figure 15. Experieal Wavefors Figure 16. Wavefors for he Secodary Side 008 Fairchild Seicoducor rporaio Rev /9/08 14

16 96 Efficiecy [%] % 94.6% 93.1% oad [%] Figure 19. Measured Efficiecy of he Desiged verer Figure 17. Gae Sigals for SR; Upper Wavefors Use Oupu ducors; ower Wavefors Use he Trasforer v gs_ (0/div. v ds_ (00/div. 6. Refereces [1] Hog Mao, Sogqua Deg, Yagyag we, ad ssa Baarseh, Uified Seady-Sae Model ad DC Aalysis of Half-Bridge DC-DC verers wih Curre Doubler Recifier, APEC '04. Nieeeh Aual EEE, ol., 004, pp [] Yu-Chieh Hug, Fu-Sa Shyu, Chih Jug i, ad Ye- Shi ai, Desig ad pleeaio of Syerical Half- Bridge DC-DC verer, The Fifh eraioal ferece o PEDS 003. ol. 1, Nov. 003 pp [3] Paov, Y. ad Jovaovic, M.M., Desig ad Perforace Evaluaio of ow-olage / High-Curre DC/DC O-board Modules, EEE Trasacios o Power Elecroics, ol. 16, ssue 1, Ja. 001 pp (a ZS fail begis v gs_ (0/div. v ds_ (00/div. (b Figure 18. ZS erificaio; (a a 40% oad; (b a 30% oad 008 Fairchild Seicoducor rporaio Rev /9/08 15

17 DSCAMER FARCHD SEMCONDUCTOR RESERES THE RGHT TO MAKE CHANGES WTHOUT FURTHER NOTCE TO ANY PRODUCTS HEREN TO MPROE REABTY, FUNCTON, OR DESGN. FARCHD DOES NOT ASSUME ANY ABTY ARSNG OUT OF THE APPCATON OR USE OF ANY PRODUCT OR CRCUT DESCRBED HEREN; NETHER DOES T CONEY ANY CENSE UNDER TS PATENT RGHTS, NOR THE RGHTS OF OTHERS. FE SUPPORT POCY FARCHD S PRODUCTS ARE NOT AUTHORZED FOR USE AS CRTCA COMPONENTS N FE SUPPORT DECES OR SYSTEMS WTHOUT THE EXPRESS WRTTEN APPROA OF THE PRESDENT OF FARCHD SEMCONDUCTOR CORPORATON. As used herei: 1. ife suppor devices or syses are devices or syses which, (a are ieded for surgical ipla io he body, or (b suppor or susai life, or (c whose failure o perfor whe properly used i accordace wih isrucios for use provided i he labelig, ca be reasoably expeced o resul i sigifica ijury o he user.. A criical copoe is ay copoe of a life suppor device or syse whose failure o perfor ca be reasoably expeced o cause he failure of he life suppor device or syse, or o affec is safey or effeciveess. 008 Fairchild Seicoducor rporaio Rev /9/08 16

18 ON Seicoducor ad are radearks of Seicoducor poes dusries, C dba ON Seicoducor or is subsidiaries i he Uied Saes ad/or oher couries. ON Seicoducor ows he righs o a uber of paes, radearks, copyrighs, rade secres, ad oher iellecual propery. A lisig of ON Seicoducor s produc/pae coverage ay be accessed a Markig.pdf. ON Seicoducor reserves he righ o ake chages wihou furher oice o ay producs herei. ON Seicoducor akes o warray, represeaio or guaraee regardig he suiabiliy of is producs for ay paricular purpose, or does ON Seicoducor assue ay liabiliy arisig ou of he applicaio or use of ay produc or circui, ad specifically disclais ay ad all liabiliy, icludig wihou liiaio special, cosequeial or icideal daages. Buyer is resposible for is producs ad applicaios usig ON Seicoducor producs, icludig copliace wih all laws, regulaios ad safey requirees or sadards, regardless of ay suppor or applicaios iforaio provided by ON Seicoducor. Typical paraeers which ay be provided i ON Seicoducor daa shees ad/or specificaios ca ad do vary i differe applicaios ad acual perforace ay vary over ie. All operaig paraeers, icludig Typicals us be validaed for each cusoer applicaio by cusoer s echical expers. ON Seicoducor does o covey ay licese uder is pae righs or he righs of ohers. ON Seicoducor producs are o desiged, ieded, or auhorized for use as a criical copoe i life suppor syses or ay FDA Class 3 edical devices or edical devices wih a sae or siilar classificaio i a foreig jurisdicio or ay devices ieded for iplaaio i he hua body. Should Buyer purchase or use ON Seicoducor producs for ay such uieded or uauhorized applicaio, Buyer shall ideify ad hold ON Seicoducor ad is officers, eployees, subsidiaries, affiliaes, ad disribuors harless agais all clais, coss, daages, ad expeses, ad reasoable aorey fees arisig ou of, direcly or idirecly, ay clai of persoal ijury or deah associaed wih such uieded or uauhorized use, eve if such clai alleges ha ON Seicoducor was eglige regardig he desig or aufacure of he par. ON Seicoducor is a Equal Opporuiy/Affiraive Acio Eployer. This lieraure is subjec o all applicable copyrigh laws ad is o for resale i ay aer. PUBCATON ORDERNG NFORMATON TERATURE FUFMENT: ieraure Disribuio Ceer for ON Seicoducor 1951 E. 3d Pkwy, Aurora, lorado USA Phoe: or Toll Free USA/Caada Fax: or Toll Free USA/Caada Eail: orderli@osei.co Seicoducor poes dusries, C N. Aerica Techical Suppor: Toll Free USA/Caada Europe, Middle Eas ad Africa Techical Suppor: Phoe: Japa Cusoer Focus Ceer Phoe: ON Seicoducor Websie: Order ieraure: hp:// For addiioal iforaio, please coac your local Sales Represeaive

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Deparme of Elecrical, Compuer, ad Eergy Egieerig Uiversiy of Colorado, Boulder 4.2.2. The Power MOSFET Gae Source Gae leghs approachig oe micro p - p Cosiss of may small ehacememode parallelcoeced

More information

Experiment 2: Waveform Analysis

Experiment 2: Waveform Analysis Specrum aalyzer Experime : Waveform Aalysis 8/3/6 his experime is o familiarize you wih he aalysis of sigals ad eworks usig he HP 358A Specrum Aalyzer. he aalysis of sigals is achieved i he ope loop mode

More information

Walsh Function Based Reconstruction Method of. Command Waveform in PWM Inverter

Walsh Function Based Reconstruction Method of. Command Waveform in PWM Inverter Walsh Fucio Based Recosrucio Mehod of Commad Waveform i PWM Iverer Kri Choeisai ad Seiji Kodo Nagaoka Uiversiy of echology 63- Kamiomioka, Nagaoka 94-288, Japa Fa: +8-28-4-9, Phoe: +8-28-4-9 E-Mail: kri@s.agaokau.ac.jp

More information

Field-Effect Transistors (FETs) 3.4 The p-channel MOSFET & COMS

Field-Effect Transistors (FETs) 3.4 The p-channel MOSFET & COMS Field-Effec Trasisors (FETs 3.4 The p-chael MOSFET & COMS A p-chael ehaceme-ype MOSFET is fabricaed o a -ype subsrae wih p+ regios for he drai ad source, ad has holes as charge carriers. The deice operaes

More information

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF www.addmek.com DESCRIPTI is a PWM power ED driver IC. The driving curren from few milliamps up o 1.5A. I allows high brighness power ED operaing a high efficiency from 4Vdc o 40Vdc. Up o 200KHz exernal

More information

Lab 2: Common Source Amplifier.

Lab 2: Common Source Amplifier. epartet of Electrical ad Coputer Egieerig Fall 1 Lab : Coo Source plifier. 1. OBJECTIVES Study ad characterize Coo Source aplifier: Bias CS ap usig MOSFET curret irror; Measure gai of CS ap with resistive

More information

BAV70WT1G SBAV70WT1G Dual Switching Diode Common Cathode

BAV70WT1G SBAV70WT1G Dual Switching Diode Common Cathode BA70WT1G, SBA70WT1G Dual Swiching Diode Common Cahode Feaures AECQ101 Qualified and PPAP Capable S Prefix for Auomoive and Oher Applicaions Requiring Unique Sie and Conrol Change Requiremens These Devices

More information

Introduction to Orthogonal Frequency Division Multiplexing (OFDM) Technique

Introduction to Orthogonal Frequency Division Multiplexing (OFDM) Technique Wireless Iformaio Trasmissio Sysem Lab. Iroducio o Orhogoal Frequecy Divisio Muliplexig (OFDM Techique Isiue of Commuicaios Egieerig Naioal Su Ya-se Uiversiy OFDM Overview OFDM Sysem Model Orhogoaliy Oulie

More information

Introduction to Orthogonal Frequency Division Multiplexing (OFDM)

Introduction to Orthogonal Frequency Division Multiplexing (OFDM) Wireless Iformaio Trasmissio Sysem Lab. Iroducio o Orhogoal Frequecy Divisio Muliplexig OFDM Isiue of Commuicaios Egieerig aioal Su Ya-se Uiversiy OFDM Overview OFDM Sysem Model Orhogoaliy Oulie Muli-carrier

More information

Mean Waiting and Turnaround Time for Multiple Web Transaction

Mean Waiting and Turnaround Time for Multiple Web Transaction Mea Waiig ad uraroud ie for Muliple Web rasacio Yog-Ji Lee Dep. of Copuer Sciece Woosog Uiversiy aejo, 300-78, Korea yjlee@woosog.ac.kr M. Aiquzzaa School of Copuer Sciece Uiversiy of Oklahoa Nora, OK

More information

Lecture 5: DC-DC Conversion

Lecture 5: DC-DC Conversion 1 / 31 Lecure 5: DC-DC Conversion ELEC-E845 Elecric Drives (5 ECTS) Mikko Rouimo (lecurer), Marko Hinkkanen (slides) Auumn 217 2 / 31 Learning Oucomes Afer his lecure and exercises you will be able o:

More information

Synchronization of single-channel stepper motor drivers reduces noise and interference

Synchronization of single-channel stepper motor drivers reduces noise and interference hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,

More information

I grid. I pvm + V pvm - I pv1 + V pv1 - V grid. Fig. 1. Conventional micro-inverter based PV system with central ESS. ACModulem MIV. ac grid.

I grid. I pvm + V pvm - I pv1 + V pv1 - V grid. Fig. 1. Conventional micro-inverter based PV system with central ESS. ACModulem MIV. ac grid. A Dual Acive Bridge DCDC Coverer wih Opimal DCLik Volage Scalig ad Flyback Mode for Ehaced LowPower Operaio i Hybrid PV/Sorage Sysems Shahab Poshkouhi ad Olivier Trescases Uiversiy of Toroo, 0 Kig s College

More information

Introduction to OFDM Systems

Introduction to OFDM Systems Wireless Iformaio Trasmissio Sysem Lab. Iroducio o OFDM Sysems Isiue of Commuicaios Egieerig Naioal Su Ya-se Uiversiy Oulie OFDM Overview OFDM Sysem Model Orhogoaliy Muli-carrier Equivale Implemeaio by

More information

Handout 10: Pulse-Code Modulation

Handout 10: Pulse-Code Modulation ENGG 31-B: Priciples of Commuicaio Sysems Hadou 1: Pulse-Code Modulaio 17 18 Firs Term Isrucor: Wig-Ki Ma November 1, 17 Suggesed Readig: Chaper 7 of Simo Hayki ad Michael Moher, Commuicaio Sysems (5h

More information

D44VH10 (NPN), D45VH10 (PNP) Complementary Silicon Power Transistors 15 A COMPLEMENTARY SILICON POWER TRANSISTORS 80 V, 83 W

D44VH10 (NPN), D45VH10 (PNP) Complementary Silicon Power Transistors 15 A COMPLEMENTARY SILICON POWER TRANSISTORS 80 V, 83 W D44VH (NPN), D45VH (PNP) Complemenary Silicon Power Transisors These complemenary silicon power ransisors are designed for highspeed swiching applicaions, such as swiching regulaors and high frequency

More information

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter. Inroducion Oupu Volage ipple in Sep-Down and Sep-Up Swiching egulaors Oupu volage ripple is always an imporan performance parameer wih DC-DC converers. For inducor-based swiching regulaors, several key

More information

AM Demodulation (peak detect.)

AM Demodulation (peak detect.) AM Deodulaion (peak deec.) Deodulaion is abou recovering he original signal--crysal Radio Exaple Anenna = Long Wire FM AM Tuning Circui A siple Diode! Deodulaion Circui (envelop of AM Signal) Filer (Mechanical)

More information

Solution 2 Discussion:

Solution 2 Discussion: Mobile Couicatios Solutio 2 Discussio: 4..2007 Solutio 2.: Multiplexig For ultiplexig, SDMA, TDMA, FDMA, ad CDMA were preseted i the lecture. a.) What liits the uber of siultaeous users i a TDM/FDM syste

More information

An optimization algorithm for the calculation of the electrostatic discharge current equations parameters

An optimization algorithm for the calculation of the electrostatic discharge current equations parameters WSEAS TRANSACTIONS o CIRCUITS ad SYSTEMS Vasiliki Via George P. Fois Lambros Ekoomou A opimizaio algorihm for he calculaio of he elecrosaic discharge curre equaios parameers VASILIKI VITA GEORGE P. FOTIS

More information

An Optimization of Gaussian UWB Pulses

An Optimization of Gaussian UWB Pulses 0 h Ieraioal Coferece o DEVELOPMENT AND APPLICATION SYSTEMS, Suceava, Romaia, May 7-9, 00 A Opimizaio of Gaussia UWB Pulses Adria POPA "Gheorghe Asachi" Techical Uiversiy of Iaşi Bd.Carol No., RO0.506

More information

M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available? M2 3 Inroducion o Swiching Regulaors Objecive is o answerhe following quesions: 1. Wha is a swiching power supply? 2. Wha ypes of swichers are available? 3. Why is a swicher needed? 4. How does a swicher

More information

EE 40 Final Project Basic Circuit

EE 40 Final Project Basic Circuit EE 0 Spring 2006 Final Projec EE 0 Final Projec Basic Circui Par I: General insrucion 1. The final projec will coun 0% of he lab grading, since i s going o ake lab sessions. All oher individual labs will

More information

June : 2016 (CBCS) Negative terminal for forward bias. Positive terminal for forward bias. Cathode ( n-type)

June : 2016 (CBCS) Negative terminal for forward bias. Positive terminal for forward bias. Cathode ( n-type) s Year : Commo o all raches Jue : 6 (CCS) Noe : Max. marks : 6 (i) (ii) (iii) (iv) emp ay five quesios ou of seve quesios. ll quesios carry equal marks. Draw he ea diagram, wheever ecessary. ssume daa,

More information

MEDIUM VOLTAGE CABLES TO IEC60502, BS6622, VDE0276

MEDIUM VOLTAGE CABLES TO IEC60502, BS6622, VDE0276 IEC2, BS22, VDE2 Sigle Core Cables o VDE 2 The sigle core cables are desiged for disribuio of elecrical power wih Applicaio: omial volage Uo/U ragig from./.kv o 9/KV ad frequecy Hz. They are suiable for

More information

P. Bruschi: Project guidelines PSM Project guidelines.

P. Bruschi: Project guidelines PSM Project guidelines. Projec guidelines. 1. Rules for he execuion of he projecs Projecs are opional. Their aim is o improve he sudens knowledge of he basic full-cusom design flow. The final score of he exam is no affeced by

More information

High Power Full-Bridge DC-DC Converter using a Center-Tapped Transformer and a Full-Wave Type Rectifier

High Power Full-Bridge DC-DC Converter using a Center-Tapped Transformer and a Full-Wave Type Rectifier , pp.267-278 hp://dx.doi.org/10.14257/ijca.2014.7.4.23 High Power Full-Bridge DC-DC Converer using a Cener-Tapped Transformer and a Full-Wave Type Recifier Min-Gi Kim, Geun-Yong Park, Doo-HeeYoo and Gang-YoulJeong

More information

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c Inernaional Symposium on Mechanical Engineering and Maerial Science (ISMEMS 016 Phase-Shifing Conrol of Double Pulse in Harmonic Eliminaion Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi i1, c

More information

Primary Side Control SMPS with Integrated MOSFET

Primary Side Control SMPS with Integrated MOSFET General Descripion GG64 is a primary side conrol SMPS wih an inegraed MOSFET. I feaures programmable cable drop compensaion and a peak curren compensaion funcion, PFM echnology, and a CV/CC conrol loop

More information

CoolMOS 1) Power MOSFET ISOPLUS - electrically isolated surface to heatsink Surface Mount Power Device

CoolMOS 1) Power MOSFET ISOPLUS - electrically isolated surface to heatsink Surface Mount Power Device CoolMOS 1) Power MOSFET ISOPLUS - elecrically isolaed surface o heasink Surface Moun Power Device S = V 25 = R DS(on) max = 45 mw Preliminary daa G KS D T D K Isolaed surface o heasink D K 3x S G KS nc

More information

Memorandum on Impulse Winding Tester

Memorandum on Impulse Winding Tester Memorandum on Impulse Winding Teser. Esimaion of Inducance by Impulse Response When he volage response is observed afer connecing an elecric charge sored up in he capaciy C o he coil L (including he inside

More information

A New Power System Oscillation Type Identification Method Based on Empirical Mode Decomposition and Hilbert Transform

A New Power System Oscillation Type Identification Method Based on Empirical Mode Decomposition and Hilbert Transform Proceedigs of he World Cogress o Egieerig ad Compuer Sciece 4 Vol I WCECS 4, -4 Ocober, 4, Sa Fracisco, USA A New Power Sysem Oscillaio Type Ideificaio Mehod Based o Empirical Mode Decomposiio ad Hilber

More information

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal Open Access Library Journal 218, Volume 5, e4682 ISSN Online: 2333-9721 ISSN Prin: 2333-975 Simulai Analysis of DC-DC Circui Based Simulink in Inelligen Vehicle erminal Weiran Li, Guoping Yang College

More information

Analysis of Current Starved Voltage Controlled Oscillator using 45nm CMOS Technology

Analysis of Current Starved Voltage Controlled Oscillator using 45nm CMOS Technology SSN (Pri) : 30 3765 SSN (Olie): 78 8875 eraioal Joural of Advaced Research i Elecrical, Elecroics ad srumeaio Egieerig (A SO 397: 007 erified Orgaizaio) ol. 3, ssue 3, March 014 Aalysis of urre Sarved

More information

Digital Communications (by B. Sklar)

Digital Communications (by B. Sklar) Digial Commuicaios by B. Sklar Sug Ho Cho Voice 2 222 39 Cellular 11 412 5178 E mail: drago@hayag.ac.kr Coes 1 Sigals ad Specra Formaig ad Basebad Trasmissio Badpass Modulaio ad Demodulaio Chael Codig

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Par of To learn more abou ON Semiconducor, please visi our websie a www.onsemi.com ON Semiconducor and he ON Semiconducor logo are rademarks of Semiconducor Componens Indusries, LLC dba ON Semiconducor

More information

GG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET

GG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET General Descripion GG65 is a primary side conrol PSR SMPS wih an inegraed MOSFET. I feaures a programmable cable drop compensaion funcion, PFM echnology, and a CV/CC conrol loop wih high reliabiliy and

More information

EE201 Circuit Theory I Fall

EE201 Circuit Theory I Fall EE1 Circui Theory I 17 Fall 1. Basic Conceps Chaper 1 of Nilsson - 3 Hrs. Inroducion, Curren and Volage, Power and Energy. Basic Laws Chaper &3 of Nilsson - 6 Hrs. Volage and Curren Sources, Ohm s Law,

More information

Three-Level TAIPEI Rectifier

Three-Level TAIPEI Rectifier Three-Level TAIPEI Recifier Yungaek Jang, Milan M. Jovanović, and Juan M. Ruiz Power Elecronics Laboraory Dela Producs Corporaion 5101 Davis Drive, Research Triangle Park, C, USA Absrac A new low-cos,

More information

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier. 2 Full Wave Recifier Aim: To Design and seup a full wave recifier. Componens Required: Diode(1N4001)(4),Resisor 10k,Capacior 56uF,Breadboard,Power Supplies and CRO and ransformer 230V-12V RMS. + A1 K B1

More information

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost) Table of Conens 3.0 SMPS Topologies 3.1 Basic Componens 3.2 Buck (Sep Down) 3.3 Boos (Sep Up) 3.4 nverer (Buck/Boos) 3.5 Flyback Converer 3.6 Curren Boosed Boos 3.7 Curren Boosed Buck 3.8 Forward Converer

More information

DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03

DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03 DISCRETE SEMICONDUCTORS DATA SHEET M3D176 Supersedes daa of April 1996 File under Discree Semiconducors, SC01 1996 Sep 03 FEATURES Hermeically sealed leaded glass SOD27 (DO-35) package High swiching speed:

More information

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling EE 330 Lecure 24 Amplificaion wih Transisor Circuis Small Signal Modelling Review from las ime Area Comparison beween BJT and MOSFET BJT Area = 3600 l 2 n-channel MOSFET Area = 168 l 2 Area Raio = 21:1

More information

Properties of Leakage Current on 20 kv Ceramic Insulators and Computer Simulation Based on Electrical Equivalent Circuit

Properties of Leakage Current on 20 kv Ceramic Insulators and Computer Simulation Based on Electrical Equivalent Circuit Proceedings of he World Congress on Engineering 2 Vol II WCE 2, June 3 - July 2, 2, London, U.K. Properies of Leakage Curren on 2 kv Ceraic Insulaors and Copuer Siulaion Based on Elecrical Equivalen Circui

More information

4.5 Biasing in BJT Amplifier Circuits

4.5 Biasing in BJT Amplifier Circuits 4/5/011 secion 4_5 Biasing in MOS Amplifier Circuis 1/ 4.5 Biasing in BJT Amplifier Circuis eading Assignmen: 8086 Now le s examine how we C bias MOSFETs amplifiers! f we don bias properly, disorion can

More information

Delay Estimation for Global RC Interconnect Using Inverse Gamma Distribution Function

Delay Estimation for Global RC Interconnect Using Inverse Gamma Distribution Function Ieraioal Joural of Iforaio ad lecroics gieerig, Vol., No., March Delay siaio for Global RC Iercoec Usig Iverse Gaa Disribuio Fucio V. Maheshwari, Suia Gupa, V. Sayaaraya, R. Kar, D. Madal, ad A. K. Bhaacharjee

More information

Estimation of electromagnetic compatibility and efficiency of the adjustable load systems of PMSG in wind turbines

Estimation of electromagnetic compatibility and efficiency of the adjustable load systems of PMSG in wind turbines Ihor SHCHUR Naioal Uiversiy Lviv olyechic, Deparme of ower Egieerig ad Corol Sysems Esimaio of elecromageic compaibiliy ad efficiecy of he adjusable load sysems of MSG i wid urbies Absrac. I wid urbie

More information

Detection of Pulsed Radar in a Time Division Duplexed System

Detection of Pulsed Radar in a Time Division Duplexed System Deecio of Pulsed Radar i a Time Divisio Duplexed Sysem Brad W. Zarikoff Hamilo Isiue Naioal Uiversiy of Irelad Mayooh Email: Brad.Zarikoff@uim.ie David Weldo Wireless R&D, Vecima Neworks, Ic. Vicoria,

More information

10. The Series Resistor and Inductor Circuit

10. The Series Resistor and Inductor Circuit Elecronicsab.nb 1. he Series esisor and Inducor Circui Inroducion he las laboraory involved a resisor, and capacior, C in series wih a baery swich on or off. I was simpler, as a pracical maer, o replace

More information

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 ISSCC 27 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 29.8 A 3GHz Swiching DC-DC Converer Using Clock- Tree Charge-Recycling in 9nm CMOS wih Inegraed Oupu Filer Mehdi Alimadadi, Samad Sheikhaei,

More information

Fast and Accurate Behavioral Simulation of Fractional-N Frequency Synthesizers and other PLL/DLL Circuits

Fast and Accurate Behavioral Simulation of Fractional-N Frequency Synthesizers and other PLL/DLL Circuits Fas ad Accurae Behavioral Simulaio of Fracioal-N Frequecy Syhesizers ad oher PLL/LL Circuis Michael H. Perro Microsysems Techology Laboraory, MIT perro@mi.edu, hp://www-ml.mi.edu/ perro ABSTRACT Techiques

More information

In Color We Live C IP E I. In Color We Live. t n. In Color We Live

In Color We Live C IP E I. In Color We Live. t n. In Color We Live I r We Live Eviro me I r We Live IP E I 0 12 I 2 T E vir ome 0 12 I 2 T IPEI Evirome IPEI 012 I 2 T I r We Live Iesiy Idepede RGB-o-XYZ ur amera alibraio Bria FUNT, ad Pouya BSTNI School of ompuig Sciece,

More information

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method Invesigaion and Simulaion Model Resuls of High Densiy Wireless Power Harvesing and Transfer Mehod Jaber A. Abu Qahouq, Senior Member, IEEE, and Zhigang Dang The Universiy of Alabama Deparmen of Elecrical

More information

Diodes. Diodes, Page 1

Diodes. Diodes, Page 1 Diodes, Page 1 Diodes V-I Characerisics signal diode Measure he volage-curren characerisic of a sandard signal diode, he 1N914, using he circui shown below. The purpose of he back-o-back power supplies

More information

AN303 APPLICATION NOTE

AN303 APPLICATION NOTE AN303 APPLICATION NOTE LATCHING CURRENT INTRODUCTION An imporan problem concerning he uilizaion of componens such as hyrisors or riacs is he holding of he componen in he conducing sae afer he rigger curren

More information

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib 5h Inernaional Conference on Environmen, Maerials, Chemisry and Power Elecronics (EMCPE 016 Pulse Train Conrolled PCCM Buck-Boos Converer Ming Qina, Fangfang ib School of Elecrical Engineering, Zhengzhou

More information

NOISE IN A SPECTRUM ANALYZER. Carlo F.M. Carobbi and Fabio Ferrini Department of Information Engineering University of Florence, Italy

NOISE IN A SPECTRUM ANALYZER. Carlo F.M. Carobbi and Fabio Ferrini Department of Information Engineering University of Florence, Italy NOISE IN A SPECTRUM ANALYZER by Carlo.M. Carobbi ad abio errii Departet of Iforatio Egieerig Uiversity of lorece, Italy 1. OBJECTIVE The objective is to easure the oise figure of a spectru aalyzer with

More information

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER INTRODUCTION: Being able o ransmi a radio frequency carrier across space is of no use unless we can place informaion or inelligence upon i. This las ransmier

More information

Three phase full Bridge with Trench MOSFETs in DCB isolated high current package

Three phase full Bridge with Trench MOSFETs in DCB isolated high current package MTI2WX75GD Three phase full Bridge wih Trench MOSFETs in DCB isolaed high curren package S = 75 V 25 = 255 R DSon yp. = 1.1 mw Par number MTI2WX75GD G1 L1+ L2+ T1 T3 T5 G3 G5 L3+ Surface Moun Device S1

More information

Power Conversion and Signal Transmission Integration Method Based on Dual Modulation of DC-DC Converters

Power Conversion and Signal Transmission Integration Method Based on Dual Modulation of DC-DC Converters IEEE TRANSATIONS ON INDUSTRIAL ELETRONIS 1 Power oversio ad Sigal Trasmissio Iegraio Mehod Based o Dual Modulaio of D-D overers Jiade Wu, Member, IEEE, Ji Du, Sude Member, IEEE, Zhegyu Li, Seior Member,

More information

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents ree-wheeling diode Turn-off power dissipaion: off/d = f s * E off/d (v d, i LL, T j/d ) orward power dissipaion: fw/t = 1 T T 1 v () i () d Neglecing he load curren ripple will resul in: fw/d = i Lavg

More information

IR Receiver Module for Light Barrier Systems

IR Receiver Module for Light Barrier Systems New Produc IR Receiver Module for Ligh Barrier Sysems TSSP5838 1926 FEATURES Low supply curren Phoo deecor and preamplifier in one package Inernal filer for 38 khz IR signals Shielding agains EMI Supply

More information

Disribued by: www.jameco.com 1-800-831-4242 The conen and copyrighs of he aached maerial are he propery of is owner. 16K-Bi CMOS PARALLEL E 2 PROM FEATURES Fas Read Access Times: 200 ns Low Power CMOS

More information

IR Receiver Module for Light Barrier Systems

IR Receiver Module for Light Barrier Systems IR Receiver Module for Ligh Barrier Sysems DESIGN SUPPORT TOOLS 19026 click logo o ge sared FEATURES Up o 2 m for presence sensing Uses modulaed burss a 38 khz 940 nm peak wavelengh PIN diode and sensor

More information

Explanation of Maximum Ratings and Characteristics for Thyristors

Explanation of Maximum Ratings and Characteristics for Thyristors 8 Explanaion of Maximum Raings and Characerisics for Thyrisors Inroducion Daa shees for s and riacs give vial informaion regarding maximum raings and characerisics of hyrisors. If he maximum raings of

More information

Bézier curves with shape parameter *

Bézier curves with shape parameter * Wag e al. / J Zhejiag Uiv SCI 5 6A(6):497-5 497 Joural of Zhejiag Uiversiy SCIENCE ISSN 9-395 hp://www.zju.edu.c/jzus E-mail: jzus@zju.edu.c Bézier curves wih shape parameer * WANG We-ao ( 王文涛 ) WANG Guo-zhao

More information

IR Sensor Module for Reflective Sensor, Light Barrier, and Fast Proximity Applications

IR Sensor Module for Reflective Sensor, Light Barrier, and Fast Proximity Applications IR Sensor Module for Reflecive Sensor, Ligh Barrier, and Fas Proximiy Applicaions 2 3 DESIGN SUPPORT TOOLS 6672 click logo o ge sared FEATURES Up o 2 m for presence and proximiy sensing Uses modulaed burss

More information

Three phase full Bridge with Trench MOSFETs in DCB-isolated high-current package

Three phase full Bridge with Trench MOSFETs in DCB-isolated high-current package MTI145WX1GD Three phase full Bridge wih Trench MOSFETs in DCB-isolaed high-curren package S = 1 V 5 = 19 R DSon yp. = 1.7 mw Par number MTI145WX1GD L1+ L+ L3+ G1 G3 G5 Surface Moun Device S1 S3 S5 L1 L

More information

4 20mA Interface-IC AM462 for industrial µ-processor applications

4 20mA Interface-IC AM462 for industrial µ-processor applications Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha

More information

IR Sensor Module for Reflective Sensor, Light Barrier, and Fast Proximity Applications

IR Sensor Module for Reflective Sensor, Light Barrier, and Fast Proximity Applications IR Sensor Module for Reflecive Sensor, Ligh Barrier, and Fas Proximiy Applicaions 2 3 DESIGN SUPPORT TOOLS Models Available MECHANICAL DATA Pinning: = OUT, 2 = GND, 3 = V S click logo o ge sared 6672 APPLICATIONS

More information

Comparison of Color Features for Image Retrieval

Comparison of Color Features for Image Retrieval Compariso of Color Feaures for Image Rerieval S.R. Kodiuwakku 1 Deparme of Saisics & Compuer Sciece, Uiversiy of Peradeiya salukak@pd.ac.lk S.Selvarajah Deparme of Physical Sciece, Vavuiya Campus, Uiversiy

More information

Chapter 1: Introduction

Chapter 1: Introduction Second ediion ober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder.. Inroducion o power processing.. Some applicaions of power elecronics.3. Elemens of power elecronics Summary of he course.

More information

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information -550V Full Bridge Gae Driver INTEGRATED CIRCUITS DIVISION Feaures Full Bridge Gae Driver Inernal High Volage Level Shif Funcion Negaive 550V Lamp Supply Volage 3V o 12V CMOS Logic Compaible 8V o 12V Inpu

More information

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor 90 Journal of Power Elecronics, Vol. 5, No. 3, July 005 JPE 5-3-3 A Conrol Technique for 0Hz DC Oupu Ripple-Volage Suppression Using BIFRED wih a Small-Sized Energy Sorage Capacior Jung-Bum Kim, Nam-Ju

More information

A Novel Control Scheme to Reduce Storage Capacitor of Flyback PFC Converter

A Novel Control Scheme to Reduce Storage Capacitor of Flyback PFC Converter International Journal of Electronics and Electrical Engineering Vol. 4, No., April 6 A Novel Control Schee to Reduce Storage Capacitor of Flyback PFC Converter Boyang Chen and Lei Li College of Autoation,

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

AK8777B. Overview. Features

AK8777B. Overview. Features AK8777B Hall Effec IC for Pulse Encoders Overview The AK8777B is a Hall effec lach which deecs boh verical and horizonal (perpendicular and parallel o he marking side of he package) magneic field a he

More information

functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied.

functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. H037N06L Feaures Low On-Resisance Fas Swiching 100% Avalanche Tesed Repeiive Avalanche Allowed up o Tjmax Lead-Free, RoHS omplian Descripion H037N06L designed by he rench processing echniques o achieve

More information

Design and Development of Zero Voltage Switched Full Bridge 5 kw DC Power Supply

Design and Development of Zero Voltage Switched Full Bridge 5 kw DC Power Supply Inernaional Journal of Engineering Research & Technology (IJERT) Design and Developmen of Zero Volage Swiched Full Bridge 5 kw DC Power Supply ISSN: 2278-181 Vol. 3 Issue 5, May - 214 S. K. Agrawal, S.

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode

More information

PRELIMINARY N-CHANNEL MOSFET 1 P-CHANNEL MOSFET. Top View

PRELIMINARY N-CHANNEL MOSFET 1 P-CHANNEL MOSFET. Top View HEXFET Power MOSFET dvanced Process Technology Ulra Low On-Resisance ual N and P Channel Mosfe Surface Moun vailable in Tape & Reel ynamic dv/d Raing Fas Swiching escripion PRELIMINRY N-CHNNEL MOSFET 8

More information

IR Receiver Modules for Remote Control Systems

IR Receiver Modules for Remote Control Systems IR Receiver Modules for New TSOP48.. 2 3 MECHANICAL DATA Pinning = OUT, 2 =, 3 = 6672 FEATURES Low supply curren Phoo deecor and preamplifier in one package Inernal filer for PCM frequency Improved shielding

More information

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI) ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114

More information

Package. Applications

Package. Applications Primary-side Regulaion PWM Conroller for Auomoive Applicaions SFA2 Daa Shee Descripion The SFA2 is he swiching power supply IC for flyback circui and has high accuracy error amplifier. When he load of

More information

TEA2019 CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT DIRECT DRIVE OF THE EXTERNAL SWITCHING TRANSISTOR POSITIVE AND NEGATIVE OUTPUT CUR-

TEA2019 CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT DIRECT DRIVE OF THE EXTERNAL SWITCHING TRANSISTOR POSITIVE AND NEGATIVE OUTPUT CUR- CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT DIRECT DRIVE OF THE EXTERNAL SWITCHING TRANSISTOR POSITIVE AND NEGATIVE OUTPUT CUR- RENTS UP TO 05A CURRENT LIMITATION TRANSFORMER DEMAGNETIZATION AND

More information

IR Receiver Module for Light Barrier Systems

IR Receiver Module for Light Barrier Systems IR Receiver Module for Ligh Barrier Sysems TSSP4..SSXB Vishay Semiconducors DESIGN SUPPORT TOOLS Models Available 3 MECHANICAL DATA Pinning: = OUT, = GND, 3 = V S 7 click logo o ge sared DESCRIPTION The

More information

Implementation of Variable Duty Cycle Ring Oscillator for Unique Identification

Implementation of Variable Duty Cycle Ring Oscillator for Unique Identification Imlemeaio of Variable Duy Cycle Rig Oscillaor for Uique Ideificaio N.Sivasakari (), B.Balambiga () ad P.Idumahi (3) () Assisa Professor, Dearme of Elecroics ad Commuicaio Egieerig Meco Schlek college of

More information

CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET

CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET DESCRIPTION SD6835 is curren mode PWM+PFM conroller used for SMPS wih buil-in high-volage MOSFET and exernal sense resisor. I feaures low

More information

Self-Interference Cancellation in Full-Duplex Radio Transceivers with Oscillator Phase Noise

Self-Interference Cancellation in Full-Duplex Radio Transceivers with Oscillator Phase Noise Self-Ierferece Cacellaio i Full-Duplex Radio Trasceivers wih Oscillaor Phase Noise Ville Syrjälä ad Koji Yamamoo Graduae School of Iformaics Kyoo Uiversiy Yoshida-homachi Sakyo-ku Kyoo-shi 606-8501 Kyoo

More information

Family of Single-Inductor Multi-Output DC-DC Converters

Family of Single-Inductor Multi-Output DC-DC Converters PEDS009 Family of Single-Inducor Muli-Oupu DC-DC Converers Ray-ee in Naional Cheng Kung Universiy No., a-hseuh Road ainan Ciy, aiwan rayleelin@ee.ncku.edu.w Chi-Rung Pan Naional Cheng Kung Universiy No.,

More information

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems 1 HF Transformer Based Grid-Conneced Inverer Topology for Phoovolaic Sysems Abhiji Kulkarni and Vinod John Deparmen of Elecrical Engineering, IISc Bangalore, India. (abhijik@ee.iisc.erne.in, vjohn@ee.iisc.erne.in)

More information

Transmit Power Efficiency of Multi-Hop Hybrid Selection/MRC Diversity for a DS-CDMA Virtual Cellular Network

Transmit Power Efficiency of Multi-Hop Hybrid Selection/MRC Diversity for a DS-CDMA Virtual Cellular Network Trasmi ower Efficiecy of Muli-Hop Hybri Selecio/ Diversiy for a DS-CDMA Virual Cellular ework Imae DAOU, Eisuke KUDOH a Fumiyuki ADACHI Dep. of Elecrical a Commuicaio Egieerig, Grauae School of Egieerig,

More information

GaN-HEMT Dynamic ON-state Resistance characterisation and Modelling

GaN-HEMT Dynamic ON-state Resistance characterisation and Modelling GaN-HEMT Dynamic ON-sae Resisance characerisaion and Modelling Ke Li, Paul Evans, Mark Johnson Power Elecronics, Machine and Conrol group Universiy of Noingham, UK Email: ke.li@noingham.ac.uk, paul.evans@noingham.ac.uk,

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) DUAL SWITCH-MODE SOLENOID DRIER HIGH CURRENT CAPABILITY (up o.5a per channel) HIGH OLTAGE OPERATI (up o 46 for power sage) HIGH EFFICIENCY SWITCHMODE OPERATI REGULATED OUTPUT CURRENT (adjusable) FEW EXTERNAL

More information

Research on Reliability for Wind Turbine Transmission System Based on Random Theory

Research on Reliability for Wind Turbine Transmission System Based on Random Theory Advaced ciece ad Techology Leers Vol8 (CT 5) pp3-9 hp://ddoiorg/457/asl58 Research o Reliabiliy or Wid Turbie Trasmissio ysem Based o Radom Theory Xi Gua Huadog Wag 3 Zhili u Da Zhao chool o Mechaical

More information

IR Receiver Modules for Remote Control Systems

IR Receiver Modules for Remote Control Systems 2 3 MECHANICAL DATA Pinning: = OUT, 2 =, 3 = V S 6672 FEATURES Very low supply curren Phoo deecor and preamplifier in one package Inernal filer for PCM frequency Improved shielding agains EMI Supply volage:

More information

LD7830H 06/27/2012. High Power Factor Flyback LED Controller with HV Start-up. Features. General Description. Applications. Typical Application

LD7830H 06/27/2012. High Power Factor Flyback LED Controller with HV Start-up. Features. General Description. Applications. Typical Application 06/27/2012 High Power Facor Flyback LED Conroller wih HV Sar-up Rev: 00 General Descripion The LD7830H is a HV sar-up Flyback PFC conroller, specially designed for LED lighing appliances. I operaes in

More information

<Diode Modules> RM200CY-24S HIGH POWER SWITCHING USE INSULATED TYPE

<Diode Modules> RM200CY-24S HIGH POWER SWITCHING USE INSULATED TYPE dual swich (Cahode Common) Forward curren...... 2 0 0 A Repeiive peak reverse volage V RRM... 1 2 0 0 V Maximum juncion emperaure T jmax... 1 5 0 C Fla base Type Copper base plae RoHS Direcive

More information

Device Marking Device Package Reel Size Tape Width Quantity FQT1N60C FQT1N60C SOT mm 12mm 4000

Device Marking Device Package Reel Size Tape Width Quantity FQT1N60C FQT1N60C SOT mm 12mm 4000 FQT1N60C N-Channel QFET MOSFET 600V, 0.2 A, 11.5 Ω Description This N-Channel enhancement mode power MOSFET is produced using ON Semiconductor s proprietary planar stripe and DMOS technology. This advanced

More information

PUBLICATION ORDERING INFORMATION. Semiconductor Components Industries, LLC

PUBLICATION ORDERING INFORMATION.  Semiconductor Components Industries, LLC FDS39 FDS39 V N-Channel Dual PowerTrench MOSFET General Description This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or

More information