Sub-micron technology IC fabrication process trends SOI technology. Development of CMOS technology. Technology problems due to scaling
|
|
- Lauren Higgins
- 5 years ago
- Views:
Transcription
1 Goodbye Microelectronics Welcome Nanoelectronics Sub-micron technology IC fabrication process trends SOI technology SiGe Tranzistor in 50nm process Virus The thickness of gate oxide= 1.2 nm!!! Today we move to 22 nm process - Gate oxide 0.8 nm Development of CMOS technology When will that ends??? The thickness of gate oxide = 1.2 nm Strained Silicon Why do we need smaller transistors? Scalilng of IC technology (180, 130, 90, 65, 45, 32 nm) Speed Less power dissipation and consumption on the functional block The density of transistors Less functional block cost Hlavní problémy Ultra-thin gate oxide - parasitic leakage current Very shallow S / D diffusion regions Interconnection: the problem of shrinking - grows RC Etc. A potential solution is a high dielectric material for gate insulation, metal gate, a new CMOS structure, etc.. Technology problems due to scaling V dd decreases with the new technological generation Maintain a dynamic power dissipation (C.V dd 2.f) V t remains relatively constant Keep low I off ==> keep the dynamic power dissipation at a reasonable level MOSFET (V dd -V t ), considerably reduced ==> hard to ensure the desired I on
2 Feature Size ( m) Technology problems due to scaling Solution: alternative technologies Potential solution: SOI Increase effective (V dd -V t ) Multi-V t, dynamic V t increase the acceptable I off reduce V t Reduce V dd more slowly Various power and speed for the individual blocks Use of new materials Long-term: new MOSFET structure SOI Dual gate SOI Vertical FETs SiGe, Strained Silicon, Etc. Speed never sufficient Scaling of transistors Clock frequencies grows exponentially Moore low 1 Billion K Transistors 1,000, ,000 10,000 1, i486 Pentium i Nahalem Pentium IV Pentium III Pentium II Pentium Pro Zdroj: Intel Year Scaling of transistors Transistor dimensions are reduced by 30% each 2-3 years Transistors are cheaper They are also faster Metallic connection speed, however, does not improve 10 Scale factor S Typical steps: S Scaling preconditions What changes moving to the new technology node? starting point: Preserving a constant electric field We customize all dimensions (x, y, z => W, L tox) Supply voltage (VDD) The values of diffusion fields of subsidies Metallization must be adapt Some materials do not comply with their properties Year
3 Transistor scaling with S factor Transistor scaling with S factor Parameter Reduction Channel length L 1/S Channel width W 1/S Thickness of gate oxide t ox 1/S Supply voltage V DD 1/S Transistor properties Parameter Reduction factor Note Current factor b S Current I DS 1/S b(v DD -V t ) 2 Resistance 1 V DD /I DS Threshold voltage Vt 1/S Wafer doping N A S Downsize 1/5 Gate capacitance 1/S W.L/C ox Delay 1/S RC Clocking frequency S 1/t dynamic losses 1/S 2 C.V 2 / f Chip area 1/S 2 Transistor scaling conclusion Transistors are faster (+) Dynamic consumption decreases (+) Current density is growing (-) Growing resistance of contacts (-) Metallization scaling Thickness of copper jumpers It remains constant distance connections Local / reduced by a factor of S Global - unchanged Sub-micron IC structure in real scale : Sub-micron IC structure in real scale : Copper Conductors (8 Levels) Passivation SiO 2 (500nm) + Si 3N 4 (200 nm) Metal #6 Metal #5 Low-k Dielectric Metal #4 Metal #3 Copper Plugs Metal #2 Metal #1 TRANZISTORS Trench izolation PolySi Gate
4 Interconnection resistivity Reciprocal capacity Reliability Decreasing Have an impact on performance Classification of parasitic effects Capacity Resistivity Inductance Ro = square resistance creates crosstalk Parametr Metallization scaling with S factor Reduction factor Metallization width W 1/S The distance 1/S Metallization thickness t 1/S Insulator thickness 1/S Metallization scaling Consequence of downsizing Delays reached a minimum at 180 to 90 nm, further the delay will only worsen But... Parametr Reduction factor The resistance per unit length S 2 1/W.t Capacity in the same layer 1 t/s Capacity between the layers 1 W/h Note Redukce 1/5 The total capacity 1 W.L/C ox RC constant per unit length S 2 [SIA97] ITRS Future? Development of MOSFET structures below 70 nm Intl. Technology Roadmap for Semiconductors Bulk MOSFET SOI/ MOSFET Dual-Gate MOSFET Vertical MOSFET
5 SOI Technology SOI - Silicon On Insulator SOI Technology Silicon On Insulator Jiří Jakovenko Struktury integrovaných systémů - Katedra mikroelektroniky ČVUT FEL SOI Benefits Latch-up effect Improved performance through elimination of parasitic capacities PN junctions and "Body Effect" % higher performance than Si CMOS SOI can operate at lower voltages with the same performance as Si CMOS % Better use of chip area - smaller surface insulation Reduced Body Effect Prevention of leakage currents into the substrate Increased integration density Preventing of latch-up effect Increased operating temperature (250 C) Resistance to radiation SOI disdadvantages SOI Types Very few disadvantages: Thermal properties More expensive substrates of 3 to 10% over CMOS Hysteresis of threshold voltage Partially-Depleted - Fully-Depleted
6 Floating - body effect Parasitic bipolar transistor Change of threshold voltage Application of SOI Suitable for circuits with low and very low power consumption Microprocessors with higher clock speeds Graphics processors Circuits for high-speed serial communication: 100 Gbps Ultra-low power systems on a chip: watch for solar energy RFID All technologies below 90 nm on SOI SOI wafer production technology SOS - silicon on sapphire (1978) SIMOX - separation by implantation of oxygen (1983) ZMR - zone melting and recrystallisation (1983) BESOI - bond and etch back SOI (1989) Smart-Cut SOI (1996) SIMOX wafer technology 1. implantation of oxygen ions implantation energy determines the depth and thickness of the burried oxide layer and the thickness of top Si layer 2. annealing - a gradual increase in temperature from 1050 to 1350 C formation of the oxide layer avoidance of dislocations in the top layer of silicon Smart Cut Technology SOI vs conventional CMOS comparison 30% faster 30% greater integration density 20% fewer manufacturing steps 50% power consumption
7 Strained silicon technology Strain It uses a different lattice constant of Si and Ge Strained Silicon Technology Jiří Jakovenko Struktury integrovaných systémů - Katedra mikroelektroniky ČVUT FEL Implementing to CMOS structure Tranzistor photo Advantages of strained silicon Only about 2% higher costs Higher speed - up to 35% Increase of the mobility of carriers by 50% Simplicity No need to shrink the thickness of oxide Possible combination with other technologies for the future SSOI Strained SOI Combination of SOI and strained silicon technology mpi-halle.de 25 nm FDSOI tranzistor, CEA-Léti,
8 Technology of High-k dielectrics, in combination with metal gates Development of HKMG took more than ten years Today it is used in 45 nm and 32 nm technologies node Transistors performance is up to 22% higher The leakage currents of 5-10 times lower SiGe HBT Technology SiGe Technology has been known for a long time, but no one could combine SiGe layer with a layer of Si without defects in the crystalline structure In the 90 years the development occurs in bipolar transistors caused by SiGe HBT technology 45 nm tranzistor HKMG, : Intel Intel The pros and cons of SiGe HBT 3D Tri-Gate CMOS Transistors - MuGFET Better performance than Si BiCMOS Lower price than the III-V Semiconductors (GaAs) Use for RF circuits Speed GHz Costs only about 2-3% higher Increased speed by 18-37% Year of Implementation:2012 Planar tranzistor 22 nm tri-gate transistor Full depletion region + Higher f T ~ 550GHz + Higher performance (efficiency) + Lower power consumption - Higher production costs - More challenging manufacturing Intel 3D Ics Full SOC SOC System On Chip 3D chip Technology Jiří Jakovenko Struktury integrovaných systémů - Katedra mikroelektroniky ČVUT FEL
9 3-D ICs : Several active Si layers New design architecture necessary Advantages: Reducing the length of interconnection Better chip performance Smaller chip area Heterogeneous integration: digital, analog, optical Replacement of horizontal connections in the vertical The problem with cooling 3-D Technology Today surface SOC GaAs Technology Increased electron mobility
10 carriers mobility for common semiconductors Material properties of GaAs Max. electron velocity = 2 x Silicon = 2 x 10 7 cm/sec Hole mobility of GaAs (= 400) < Si (489 cm 2 V/sec) No complementary logic possible!!! Electron mobility of GaAs ( ) >> Si ( ) Max. El. field (max. speed) GaAs (0.3 V/ m) < Si (1 V/ m) Low voltage supply Fragile Materials 3 to 4 inch wafers The high density of defects High Q SS and Q ox No MOS structure possible! The best component: MESFET I-V Characteristic Large changes in threshold voltage on one wafer ( mv) High Electron Mobility Transistor (HEMT) MEMS technologies Pohyblivost v nedopovaném GaAs > 8500 cm 2 /Vsec (4500 cm 2 Vsec v dopov. GaAs) Až do 50,000 cm 2 /Vsec v kapalném dusíku
11 f max, f T, GHz f max Pohyblivost Velocity, 10 7 cm/s Cutoff frequency, GHz Electrostatic micromirrors Radiofrequency electronics Commercial electronics Mikroprocesor, memory, sensors systems Transistors types MOSFET (98 % of applications) Bipolar: BJT RF electronics Transistors types Bipolar: - BJT - HBT (Heterojunction Bipolar Transistor) FET - MESFET (Metal Semiconductor FET) - HEMT (High Electron Mobility Transistor) - MOSFET (Metal Oxide Semiconductor FET) Semiconductor materials Si Semiconductor materials III-V's (GaAs, InP AlGaAs, InGaAs, InAlAs, ) Si SiGe Wideband semiconductors (SiC, GaN, AlGaN) Evolution of microwave technologies Trends in RF technology: Transistor Cutoff frequency Increasing f T a f max (III-V) Growth of output power (semiconductors with wide band gap) Low cost silicon technology (CMOS and SiGe technology) GaAs phemt AlGaAs/GaAs HEMT GaAs MESFET InP HEMT AlGaAs/GaAs HEMT * InP HBT InP HEMT InP HBT 3 2 GaAs In 0.53 Ga 0.47 As InP Si Growth of frequency limit of MOS transistors Rapid increase of CMOS technologies for applications of microwave circuits Thanks to new CMOS technology, transistors reached almost the same speed as a special RF technology Upper limit nmosfet Exp. data nmosfet Exp. data pmosfet 10 Ge BJT Si BJT 1 1 f T * Transferred substrate Year Rok Elektrické Electric pole field, kv/cm Gate length, µm CMOS 32 nm f T / f MAx GHz/440 GHz
Session 3: Solid State Devices. Silicon on Insulator
Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted
More informationLecture Wrap up. December 13, 2005
6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30
More informationMICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 3 Ch.1 The Evolution of The Microprocessor 17-Feb-15 1 Chapter Objectives Introduce the microprocessor evolution from transistors to
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationSilicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen
Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen What is Silicon on Insulator (SOI)? SOI silicon on insulator, refers to placing a thin layer of silicon on top of an insulator such as SiO2. The devices
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationATV 2011: Computer Engineering
ATV 2011: Technology Trends in Computer Engineering Professor Per Larsson-Edefors ATV 2011, L1, Per Larsson-Edefors Page 1 Solid-State Devices www.cse.chalmers.se/~perla/ugrad/ SemTech/Lectures_2000.pdf
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More information6.012 Microelectronic Devices and Circuits
MIT, Spring 2009 6.012 Microelectronic Devices and Circuits Charles G. Sodini Jing Kong Shaya Famini, Stephanie Hsu, Ming Tang Lecture 1 6.012 Overview Contents: Overview of 6.012 Reading Assignment: Howe
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and
More informationAdvanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm
EE241 - Spring 20 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements No office hour next Monday Extra office hour Tuesday 2-3pm 2 1 Outline
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More information6. Field-Effect Transistor
6. Outline: Introduction to three types of FET: JFET MOSFET & CMOS MESFET Constructions, Characteristics & Transfer curves of: JFET & MOSFET Introduction The field-effect transistor (FET) is a threeterminal
More informationVLSI Design. Introduction
VLSI Design Introduction Outline Introduction Silicon, pn-junctions and transistors A Brief History Operation of MOS Transistors CMOS circuits Fabrication steps for CMOS circuits Introduction Integrated
More informationA Review of Low-Power VLSI Technology Developments
A Review of Low-Power VLSI Technology Developments Nakka Ravi Kumar Abstract Ever since the invention of integrated circuits, there has been a continuous demand for high-performance, low-power, and low-area/low-cost
More informationSPECIAL REPORT SOI Wafer Technology for CMOS ICs
SPECIAL REPORT SOI Wafer Technology for CMOS ICs Robert Simonton President, Simonton Associates Introduction: SOI (Silicon On Insulator) wafers have been used commercially as starting substrates for several
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationLecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationAn introduction to Depletion-mode MOSFETs By Linden Harrison
An introduction to Depletion-mode MOSFETs By Linden Harrison Since the mid-nineteen seventies the enhancement-mode MOSFET has been the subject of almost continuous global research, development, and refinement
More informationITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and
More informationActive Technology for Communication Circuits
EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,
More informationLSI ON GLASS SUBSTRATES
LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM
More informationPower Semiconductor Devices - Silicon vs. New Materials. Si Power Devices The Dominant Solution Today
Power Semiconductor Devices - Silicon vs. New Materials Jim Plummer Stanford University IEEE Compel Conference July 10, 2017 Market Opportunities for Power Devices Materials Advantages of SiC and GaN vs.
More informationAlternative Channel Materials for MOSFET Scaling Below 10nm
Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationChapter 1. Introduction
Chapter 1 Introduction 1.1 Introduction of Device Technology Digital wireless communication system has become more and more popular in recent years due to its capability for both voice and data communication.
More informationCMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff.
CMOS Technology 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates poly pdiff metal ndiff Handouts: Lecture Slides L03 - CMOS Technology 1 Building Bits from Atoms V in V
More informationSemiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials
Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials Kjeld Pedersen Department of Physics and Nanotechnology, AAU SEMPEL Semiconductor Materials for Power Electronics
More information6.012 Microelectronic Devices and Circuits
MIT, Spring 2003 6.012 Microelectronic Devices and Circuits Jesús del Alamo Dimitri Antoniadis, Judy Hoyt, Charles Sodini Pablo Acosta, Susan Luschas, Jorg Scholvin, Niamh Waldron Lecture 1 6.012 overview
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationIII-V on Si for VLSI. 200 mm III-V on Si. Accelerating the next technology revolution. III-V nfet on 200 mm Si
III-V on Si for VLSI Accelerating the next technology revolution 200 mm III-V on Si III-V nfet on 200 mm Si R. Hill, C. Park, J. Barnett, J. Huang, N. Goel, J. Oh, W.Y. Loh, J. Price, P. Kirsch, P, Majhi,
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More information2.8 - CMOS TECHNOLOGY
CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationMEMS in ECE at CMU. Gary K. Fedder
MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems
More informationSOI technology platforms for 5G: Opportunities of collaboration
SOI technology platforms for 5G: Opportunities of collaboration Dr. Ionut RADU Director, R&D SOITEC MOS AK workshop, Silicon Valley December 6th, 2017 Sourcing value from substrate Robert E. White ISBN-13:
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationA perspective on low-power, low-voltage supervisory circuits implemented with SOI technology.
Silicon-On-Insulator A perspective on low-power, low-voltage supervisory circuits implemented with SOI technology. By Ondrej Subrt The magic term of SOI is attracting a lot of attention in the design of
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationVLSI: An Introduction
Chapter 1 UEEA2223/UEEG4223 Integrated Circuit Design VLSI: An Introduction Prepared by Dr. Lim Soo King 02 Jan 2011. Chapter 1 VLSI Design: An Introduction... 1 1.0 Introduction... 1 1.0.1 Early Computing
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements Sign up for Piazza if you haven t already 2 1 Assigned Reading R.H.
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More informationNotes. (Subject Code: 7EC5)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes VLSI DESIGN NOTES (Subject Code: 7EC5) Prepared By: MANVENDRA SINGH Class: B. Tech. IV Year, VII
More informationIFSIN. WEB PAGE Fall ://weble.upc.es/ifsin/
IFSIN IMPLEMENTACIÓ FÍSICA DE SISTEMES INTEGRATS NANOMÈTRICS IMPLEMENTACIÓN N FÍSICA F DE SISTEMAS INTEGRADOS NANOMÉTRICOS PHYSICAL IMPLEMENTATION OF NANOMETER INTEGRATED SYSTEMS Fall 2008 Prof. Xavier
More informationAssoc. Prof. Dr. MONTREE SIRIPRUCHYANUN
1 Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN Dept. of Teacher Training in Electrical Engineering 1 King Mongkut s Institute of Technology North Bangkok 1929 Bulky, expensive and required high supply voltages.
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationBrief CV and Research Activities
Brief CV and Research Activities Affiliation: Professor, Electrical and Computer Engineering Dept. Director, Solid State Electronics Lab and Device Characterization Lab University of Central Florida Research
More informationFDSOI for Low Power System on Chip. M.HAOND STMicroelectronics, Crolles, France
FDSOI for Low Power System on Chip M.HAOND STMicroelectronics, Crolles, France OUTLINE Introduction : Motivations for FDSOI FDSOI Presentation & Short Channel control MOS VT Construction Performance Analysis
More informationIntegrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction
Indian Institute of Technology Jodhpur, Year 2015 2016 Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction Course Instructor: Shree Prakash Tiwari, Ph.D. Email: sptiwari@iitj.ac.in
More informationIntroduction to Electronic Devices
(Course Number 300331) Fall 2006 Instructor: Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical
More informationDesign Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN
Performance Evaluation and Comparison of Ultra-thin Bulk (UTB), Partially Depleted and Fully Depleted SOI MOSFET using Silvaco TCAD Tool Seema Verma1, Pooja Srivastava2, Juhi Dave3, Mukta Jain4, Priya
More informationLecture Integrated circuits era
Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-
More informationVLSI Design. Introduction
Tassadaq Hussain VLSI Design Introduction Outcome of this course Problem Aims Objectives Outcomes Data Collection Theoretical Model Mathematical Model Validate Development Analysis and Observation Pseudo
More informationEECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141
EECS 151/251A Spring 2019 Digital Design and Integrated Circuits Instructors: Wawrzynek Lecture 8 EE141 From the Bottom Up IC processing CMOS Circuits (next lecture) EE141 2 Overview of Physical Implementations
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationCONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34
CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationCMP for More Than Moore
2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:
More informationEnabling Breakthroughs In Technology
Enabling Breakthroughs In Technology Mike Mayberry Director of Components Research VP, Technology and Manufacturing Group Intel Corporation June 2011 Defined To be defined Enabling a Steady Technology
More informationIntroduction to VLSI ASIC Design and Technology
Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics
More informationPerformance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets
More informationTrends and Challenges in VLSI Technology Scaling Towards 100nm
Trends and Challenges in VLSI Technology Scaling Towards 100nm Stefan Rusu Intel Corporation stefan.rusu@intel.com September 2001 Stefan Rusu 9/2001 2001 Intel Corp. Page 1 Agenda VLSI Technology Trends
More informationNew Process Technologies Will silicon CMOS carry us to the end of the Roadmap?
HPEC Workshop 2006 New Process Technologies Will silicon CMOS carry us to the end of the Roadmap? Craig L. Keast, Chenson Chen, Mike Fritze, Jakub Kedzierski, Dave Shaver HPEC 2006-1 Outline A brief history
More informationGeneral look back at MESFET processing. General principles of heterostructure use in FETs
SMA5111 - Compound Semiconductors Lecture 11 - Heterojunction FETs - General HJFETs, HFETs Last items from Lec. 10 Depletion mode vs enhancement mode logic Complementary FET logic (none exists, or is likely
More informationAdvanced PDK and Technologies accessible through ASCENT
Advanced PDK and Technologies accessible through ASCENT MOS-AK Dresden, Sept. 3, 2018 L. Perniola*, O. Rozeau*, O. Faynot*, T. Poiroux*, P. Roseingrave^ olivier.faynot@cea.fr *Cea-Leti, Grenoble France;
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More information+1 (479)
Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
More informationPAPER SOLUTION_DECEMBER_2014_VLSI_DESIGN_ETRX_SEM_VII Prepared by Girish Gidaye
Q1a) The MOS System under External Bias Depending on the polarity and the magnitude of V G, three different operating regions can be observed for the MOS system: 1) Accumulation 2) Depletion 3) Inversion
More informationTransistor Scaling in the Innovation Era. Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011
Transistor Scaling in the Innovation Era Mark Bohr Intel Senior Fellow Logic Technology Development August 15, 2011 MOSFET Scaling Device or Circuit Parameter Scaling Factor Device dimension tox, L, W
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationEE 330 Lecture 7. Design Rules. IC Fabrication Technology Part 1
EE 330 Lecture 7 Design Rules IC Fabrication Technology Part 1 Review from Last Time Technology Files Provide Information About Process Process Flow (Fabrication Technology) Model Parameters Design Rules
More informationIOLTS th IEEE International On-Line Testing Symposium
IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle
More informationLeakage Current in Low Standby Power and High Performance Devices: Trends and Challenges
Leakage Current in Low Standby Power and High Performance Devices: Trends and Challenges (Invited Paper) Geoffrey C-F Yeap Motorola Inc., DigitalDNA Laboratories, 3501 Ed Bluestein Blvd., MD: K10, Austin,
More information