A 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor

Size: px
Start display at page:

Download "A 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor"

Transcription

1 A 484µm, GHz LC-VCO Beneath a Stacked-Spiral Inductor Rui Murakami, Kenichi Okada, and Akira Tokyo Institute of Technology, Japan 00/09/8

2 Contents Background Downsizing of LC-VCO Circuit Stacking Beneath the Inductor Measurement Result Summary 00/09/8 R.Murakami, Tokyo Tech

3 Scaling of Supply Voltage Supply Voltage [V] ITRS000 ITRS Year As supply voltage is scaled down, low voltage circuits are needed. 00/09/8 R.Murakami, Tokyo Tech

4 Jitter (Phase noise) of Oscillators LC-VCO L LC = Ring-VCO L Ring [] 0 offset ω k T + γ ω V I Q [] DD bias n k:boltzmann s constant T: Absolute temperature 0:freq. offset: Offset freq. VTH:Threshold voltage M:Number of stages Q:Quality factor of LC-tank Ibias:Bias current n, p:noise factor ω 0 k T VDD = M (γ n + γp ) + ω VDDIbias VDD V offset TH 3 Ring oscillators are more susceptible to the effect of downscaling the supply voltage. []A. Mazzanti, et al., JSSC 008 []A. Abidi, JSSC /09/8 R.Murakami, Tokyo Tech

5 Problem of Clock Generator Clock [GHz]5 Clock Ring-VCO LC-VCO Year 3.6x V DD σ Jitter/Clock [%] [3] 4 Ring-VCOs must be replaced with LC-VCOs [3] K.Okada, et al., VLSIC /09/8 R.Murakami, Tokyo Tech

6 Comparison of Oscillators 5 Ring Bad Large Very small Noise Power freq. Area LC Good Small Large inductor core To replace Ring-VCO by LC-VCO Increasing chip area will become a problem. A very small LC-VCO is desired. The inductor occupies the dominant area in a LC-VCO. It is needed to miniaturize the Inductor 00/09/8 R.Murakami, Tokyo Tech

7 Oscillation Frequency frequency = π LC At a higher frequency, smaller inductance is needed. VCO can be designed using a small inductor. 6 Over 0GHz, quality factor degradation is caused by the skin effect. Poor phase noise and high power consumption. A 0GHz LC-VCO results in a good balance between area and phase noise 00/09/8 R.Murakami, Tokyo Tech

8 Stacked-spiral Inductor 7 Mono-layer inductor Single layer Wide line width Large diameter Low R, High Q Large area Stacked-spiral inductor 00/09/8 R.Murakami, Tokyo Tech Multi layer Narrow line width Small diameter High R, Low Q Ultra low space

9 Comparison the Inductors 8 Area /44 5µm 00µm Stacked-spiral Mono-layer R S C L L Stacked-spiral Mono-layer L S [nh] R S [Ohm] C L [ff] Q /09/8 R.Murakami, Tokyo Tech

10 Placement of Core-circuit 9 When the Inductor is miniaturized, the core-circuit size becomes close to the area of the inductor. Insert core-circuit under the inductor. Inductive coupling is a problem. 00/09/8 R.Murakami, Tokyo Tech

11 00/09/8 R.Murakami, Tokyo Tech 0 Inductive Coupling parallel line eddy current Inductance and quality factor will be degraded by inductive coupling = ln m d m d d m d m m M [4] H.M.Greenhouse, TOPHAP 974 m d + = + = Q Q k L L R L k L L ω ω [4]

12 Reducing coupling To reduce coupling, some layout techniques are applied. Slit shaping interconnections Placing inductor trace and interconnections orthogonally 00/09/8 R.Murakami, Tokyo Tech

13 Analysis of Interconnection Effects The model of the interconnections is created and simulated the influence on L S and Q by HFSS. Normal Normal Beneath L S [nh].6.4 Q.8.67 L S 3%, Q 5%down It corresponds 0.4dB in FoM. 00/09/8 R.Murakami, Tokyo Tech

14 Chip Micrograph() CMOS 65nm 3 Output Buffer µm VCO core µm 00/09/8 R.Murakami, Tokyo Tech

15 Chip Micrograph() 4 VCO core 00µm 00µm 00/09/8 R.Murakami, Tokyo Tech

16 Measurement Result 5 FoMA f o { f } 0log f 00/09/8 R.Murakami, Tokyo Tech P DC Area + 0log 0log mw mm = [5]Shih-An Yu, et al., IEEE TCAS-II 009 [5]

17 Performance Summary 6 µ FoM [6]A.Tanabe, et al., RFIC 009 [7]I.Hwang, et al., JSSC 004 [3]K.Okada, et al., VLSIC /09/8 R.Murakami, Tokyo Tech

18 Summary 7 A very compact LC-VCO with a stackedspiral inductor and the core-circuit being placed beneath the inductor is proposed. To reduce coupling, interconnections are slit shaped and orthogonalized with the coil trace. This VCO achieves a chip area of 484µm equaling ring-oscillator and FoMA of 06dBc/Hz. 00/09/8 R.Murakami, Tokyo Tech

19 8 Thank you!! 00/09/8 R.Murakami, Tokyo Tech

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &

More information

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock

More information

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute

More information

A Low Phase Noise LC VCO for 6GHz

A Low Phase Noise LC VCO for 6GHz A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This

More information

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui

More information

A 25-GHz Differential LC-VCO in 90-nm CMOS

A 25-GHz Differential LC-VCO in 90-nm CMOS A 25-GHz Differential LC-VCO in 90-nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2008 IEEE Asia Pacific Conference on Circuits and Systems Published: 2008-01-01 Link to publication Citation

More information

Low Voltage CMOS VCOs

Low Voltage CMOS VCOs Competence Center for Circuit Design Low Voltage CMOS VCOs Niklas Troedsson Niklas.Troedsson@es.lth.se Department of Electroscience Lund Institute of Technology Lund University Sweden Niklas Troedsson.

More information

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed

More information

2008/09 Advances in the mixed signal IC design group

2008/09 Advances in the mixed signal IC design group 2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate

More information

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher

More information

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias A 6GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias Ryo Minami,Kota Matsushita, Hiroki Asada, Kenichi Okada,and Akira Tokyo Institute of Technology, Japan Outline

More information

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Downloaded from orbit.dtu.dk on: Dec 17, 2017 A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Andreani, Pietro Published in: Proceedings of the 28th European

More information

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz Ali M. Niknejad Robert G. Meyer Electronics Research Laboratory University of California at Berkeley Joo Leong Tham 1 Conexant

More information

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension A 33.6-46.2GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension E. Mammei, E. Monaco*, A. Mazzanti, F. Svelto Università degli Studi di Pavia, Pavia, Italy

More information

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological

More information

ISSCC 2004 / SESSION 21/ 21.1

ISSCC 2004 / SESSION 21/ 21.1 ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets

More information

SiNANO-NEREID Workshop:

SiNANO-NEREID Workshop: SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates

More information

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.

More information

Chapter 2. Inductor Design for RFIC Applications

Chapter 2. Inductor Design for RFIC Applications Chapter 2 Inductor Design for RFIC Applications 2.1 Introduction A current carrying conductor generates magnetic field and a changing current generates changing magnetic field. According to Faraday s laws

More information

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF Ning Li 1, Kenichi Okada 1, Toshihide Suzuki 2, Tatsuya Hirose 2 and Akira 1 1. Tokyo Institute of Technology, Japan 2. Advanced

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN 5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros

More information

Quiz2: Mixer and VCO Design

Quiz2: Mixer and VCO Design Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:

More information

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India Quadrature Generation Techniques in CMOS Relaxation Oscillators S. Aniruddhan Indian Institute of Technology Madras Chennai, India Outline Introduction & Motivation Quadrature Relaxation Oscillators (QRXO)

More information

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged

More information

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan

More information

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in RTU1D-2 LAICS A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in 0.18µm CMOS L. Zhang, D. Karasiewicz, B. Ciftcioglu and H. Wu Laboratory for Advanced Integrated Circuits and Systems

More information

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published

More information

Signal Integrity Design of TSV-Based 3D IC

Signal Integrity Design of TSV-Based 3D IC Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues

More information

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator Behzad Razavi University of California, Los Angeles, CA Formerly with Hewlett-Packard Laboratories, Palo Alto, CA This paper describes the factors that

More information

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique 1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept

More information

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14 Mazhareddin Taghivand, Kamal Aggarwal and Ada Poon Dept. of Electrical Engineering Stanford University Outline Motivation Design Challenges Design of Mode-Switching VCO Measurement Results Conclusion 2

More information

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery

More information

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

Passive Device Characterization for 60-GHz CMOS Power Amplifiers Passive Device Characterization for 60-GHz CMOS Power Amplifiers Kenichi Okada, Kota Matsushita, Naoki Takayama, Shogo Ito, Ning Li, and Akira Tokyo Institute of Technology, Japan 2009/4/20 Motivation

More information

A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS

A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS Progress In Electromagnetics Research C, Vol. 25, 81 91, 2012 A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS S. Mou *, K. Ma, K. S. Yeo, N. Mahalingam, and B. K. Thangarasu

More information

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008

More information

AVoltage Controlled Oscillator (VCO) was designed and

AVoltage Controlled Oscillator (VCO) was designed and 1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.

More information

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS A 24GHz Quadrature Receiver Frontend in 90nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2009 IEEE Asia Pacific Microwave Conference Published: 20090101 Link to publication Citation for

More information

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao Applied Mechanics and Materials Online: 2012-12-13 ISSN: 1662-7482, Vols. 256-259, pp 2373-2378 doi:10.4028/www.scientific.net/amm.256-259.2373 2013 Trans Tech Publications, Switzerland Ground-Adjustable

More information

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India International Journal of Emerging Research in Management &Technology Research Article August 2017 Power Efficient Implementation of Low Noise CMOS LC VCO using 32nm Technology for RF Applications 1 Shitesh

More information

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is

More information

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

Design and power optimization of CMOS RF blocks operating in the moderate inversion region Design and power optimization of CMOS RF blocks operating in the moderate inversion region Leonardo Barboni, Rafaella Fiorelli, Fernando Silveira Instituto de Ingeniería Eléctrica Facultad de Ingeniería

More information

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers 2017.07.03 Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers Akira Matsuzawa and Kenichi Okada Tokyo Institute of Technology Contents 1 Demand for high speed data transfer Developed high

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

A Small Area 5GHz LC VCO with an On-Chip Solenoid Inductor using a 0.13μm Digital CMOS Technology

A Small Area 5GHz LC VCO with an On-Chip Solenoid Inductor using a 0.13μm Digital CMOS Technology A Small Area 5GHz LC VCO with an On-Chip Solenoid Inductor using a 0.3μm Digital CMOS Technology Chul Nam, Byeungleul Lee 2, Tae-Young Byun 3, Yongjun Jon 4, and Bonghwan Kim 5,* R&D Center/Siliconharmony,

More information

Design of VCOs in Global Foundries 28 nm HPP CMOS

Design of VCOs in Global Foundries 28 nm HPP CMOS Design of VCOs in Global Foundries 28 nm HPP CMOS Evan Jorgensen 33 rd Annual Microelectronics Conference Rochester Institute of Technology Department of Electrical and Microelectronic Engineering May

More information

A 44.5 GHz differntially tuned VCO in 65nm bulk CMOS with 8% tuning range Cheema, H.M.; Mahmoudi, R.; Sanduleanu, M.A.T.; van Roermund, A.H.M.

A 44.5 GHz differntially tuned VCO in 65nm bulk CMOS with 8% tuning range Cheema, H.M.; Mahmoudi, R.; Sanduleanu, M.A.T.; van Roermund, A.H.M. A 44.5 GHz differntially tuned VCO in 65nm bulk with 8% tuning range Cheema, H.M.; Mahmoudi, R.; Sanduleanu, M.A.T.; van Roermund, A.H.M. Published in: Proceedings of the EEE Radio Frequency Integrated

More information

A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication

A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication Pran Kanai Saha, Nobuo Sasaki and Takamaro Kikkawa Research Center For Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama,

More information

IN the face of shrinking feature size, one of the major

IN the face of shrinking feature size, one of the major 1 An Analysis of Injection Locked Clocking with Ring Oscillators Suchit Bhattarai and Rachel Nancollas Abstract In the recent years, injection locked clocking (ILC has been proposed as a solution to the

More information

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling JeeYoung Hong, Daisuke Imanishi, Kenichi Okada, and Akira Tokyo Institute of Technology, Japan Contents 1 Introduction PA

More information

Design and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec.

Design and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec. MS Thesis esign and Implementation of High-Speed CMOS Clock and ata Recovery Circuit for Optical Interconnection Applications Seong-Jun Song ec. 20, 2002 oratory, epartment of Electrical Engineering and

More information

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Hot Topics and Cool Ideas in Scaled CMOS Analog Design Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,

More information

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.042 ISSN(Online) 2233-4866 Low Phase Noise Series-coupled VCO

More information

IEEE CX4 Quantitative Analysis of Return-Loss

IEEE CX4 Quantitative Analysis of Return-Loss IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures

More information

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole

More information

The Effect of Substrate Noise on VCO Performance

The Effect of Substrate Noise on VCO Performance (RTU4A-1) The Effect of Substrate Noise on VCO Performance Nisha Checka, David D. Wentzloff, Anantha Chandrakasan, Rafael Reif Microsystems Technology Laboratory, MIT 60 Vassar St. Rm. 39-625 Cambridge,

More information

A GSM Band Low-Power LNA 1. LNA Schematic

A GSM Band Low-Power LNA 1. LNA Schematic A GSM Band Low-Power LNA 1. LNA Schematic Fig1.1 Schematic of the Designed LNA 2. Design Summary Specification Required Simulation Results Peak S21 (Gain) > 10dB >11 db 3dB Bandwidth > 200MHz (

More information

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection Hamid Nejati and Mahmood Barangi 4/14/2010 Outline Introduction System level block diagram Compressive

More information

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator

More information

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye Design of mm-wave Injection Locking Power Amplifier Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye 1 Design Review Ref. Process Topology VDD (V) RFIC 2008[1] JSSC 2007[2] JSSC 2009[3] JSSC

More information

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18

More information

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G A 15 GHz and a 2 GHz low noise amplifier in 9 nm RF CMOS Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G Published in: Topical Meeting on Silicon Monolithic

More information

ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation

ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation TEXAS A&M UNIVERSITY Department of Electrical and Computer Engineering College Station, Texas 77843 ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation Qiyuan Liu

More information

University oftokyo. LSI esign & ducation enter

University oftokyo. LSI esign & ducation enter Analysis on An Interconnections in V Hi-Frequency Mido and Kunihiro Asada Tetsuhisa Electronic Engineering Dept. Considering Inductive Eects (V Design and E C (VDEC)), Mar. 9th, 999 Dept. E.E., Univ..

More information

D f ref. Low V dd (~ 1.8V) f in = D f ref

D f ref. Low V dd (~ 1.8V) f in = D f ref A 5.3 GHz Programmable Divider for HiPerLAN in 0.25µm CMOS N. Krishnapura 1 & P. Kinget 2 Lucent Technologies, Bell Laboratories, USA. 1 Currently at Columbia University, New York, NY, 10027, USA. 2 Currently

More information

Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers

Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers Electrical and Computer Engineering Volume 2011, Article ID 361910, 7 pages doi:10.1155/2011/361910 Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio

More information

A 15 GHz Bandwidth 20 dbm P SAT Power Amplifier with 22% PAE in 65 nm CMOS

A 15 GHz Bandwidth 20 dbm P SAT Power Amplifier with 22% PAE in 65 nm CMOS A 15 GHz Bandwidth 20 dbm P SAT Power Amplifier with 22% PAE in 65 nm CMOS Junlei Zhao, Matteo Bassi, Andrea Mazzanti and Francesco Svelto University of Pavia, Italy Outline Wideband Power Amplifier Design

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers 65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers Michael Gordon, Terry Yao, Sorin P. Voinigescu University of Toronto March 10 2006, UBC, Vancouver Outline Motivation mm-wave

More information

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4 33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San

More information

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,

More information

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1 19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)

More information

Miniature 3-D Inductors in Standard CMOS Process

Miniature 3-D Inductors in Standard CMOS Process IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 4, APRIL 2002 471 Miniature 3-D Inductors in Standard CMOS Process Chih-Chun Tang, Student Member, Chia-Hsin Wu, Student Member, and Shen-Iuan Liu, Member,

More information

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum

More information

Frequency Multipliers Design Techniques and Applications

Frequency Multipliers Design Techniques and Applications Frequency Multipliers Design Techniques and Applications Carlos E. Saavedra Associate Professor Electrical and Computer Engineering Queen s University Kingston, Ontario CANADA Outline Introduction applications

More information

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS 95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University

More information

Ping Gui, Member, IEEE, Peiqing Zhu, Wickham Chen, Student Member, IEEE, Dennis Wu, Sungyong Jung, Senior Member, IEEE

Ping Gui, Member, IEEE, Peiqing Zhu, Wickham Chen, Student Member, IEEE, Dennis Wu, Sungyong Jung, Senior Member, IEEE > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 1 A TID Tolerant, Wide Band and Low Jitter Phase-Locked Loop in 0.25 m CMOS Silicon-on-Sapphire Technology Ping Gui,

More information

A Millimeter-Wave LC Cross-Coupled VCO for 60 GHz WPAN Application in a 0.13-μm Si RF CMOS Technology

A Millimeter-Wave LC Cross-Coupled VCO for 60 GHz WPAN Application in a 0.13-μm Si RF CMOS Technology JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.4, DECEMBER, 2008 295 A Millimeter-Wave LC Cross-Coupled VCO for 60 GHz WPAN Application in a 0.13-μm Si RF CMOS Technology Namhyung Kim*, Seungyong

More information

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers 6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005

More information

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen

More information

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain Michael Gordon, Sorin P. Voinigescu University of Toronto Toronto, Ontario, Canada ESSCIRC 2004, Leuven, Belgium Outline Motivation

More information

Design and Scaling of W-Band SiGe BiCMOS VCOs

Design and Scaling of W-Band SiGe BiCMOS VCOs Design and Scaling of W-Band SiGe BiCMOS VCOs S. T. Nicolson 1, K.H.K Yau 1, P. Chevalier 2, A. Chantre 2, B. Sautreuil 2, K.A. Tang 1, and S. P. Voinigescu 1 1) Edward S. Rogers, Sr. Dept. of Electrical

More information

A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider

A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider IEICE TRANS. ELECTRON., VOL.E93 C, NO.6 JUNE 2010 763 PAPER Special Section on Analog Circuits and Related SoC Integration Technologies A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N

More information

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM Progress In Electromagnetics Research C, Vol. 9, 25 34, 2009 DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM S.-K. Wong and F. Kung Faculty of Engineering Multimedia University

More information

Dual-Frequency GNSS Front-End ASIC Design

Dual-Frequency GNSS Front-End ASIC Design Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications

More information

Broadband mm-wave Signal Generation and Amplification in CMOS Using Synthetic Impedance. Pranav R Kaundinya

Broadband mm-wave Signal Generation and Amplification in CMOS Using Synthetic Impedance. Pranav R Kaundinya Broadband mm-wave Signal Generation and Amplification in CMOS Using Synthetic Impedance by Pranav R Kaundinya Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment

More information

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN 5.4: A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN David Su, Masoud Zargari, Patrick Yue, Shahriar Rabii, David Weber, Brian Kaczynski, Srenik Mehta, Kalwant Singh, Sunetra Mendis, and Bruce Wooley

More information

Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators

Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators IEEE 007 Custom Intergrated Circuits Conference (CICC) Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators Peter Kinget, Babak Soltanian, Songtao Xu, Shih-an Yu, and Frank Zhang

More information

CHAPTER 4. Practical Design

CHAPTER 4. Practical Design CHAPTER 4 Practical Design The results in Chapter 3 indicate that the 2-D CCS TL can be used to synthesize a wider range of characteristic impedance, flatten propagation characteristics, and place passive

More information

LC VCO Structure. LV VCO structure

LC VCO Structure. LV VCO structure LC VCO Structure LV VCO structure LC Tank Spiral inductor (symmetric type) Ideal capacitor Cross coupled circuit Negative resistance To compensate for the loss of the tank Source MOSFET Varactor Accumulation

More information

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department

More information

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer Australian Journal of Basic and Applied Sciences, 5(12): 2595-2599, 2011 ISSN 1991-8178 Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer 1 Alishir Moradikordalivand, 2 Sepideh Ebrahimi

More information

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning

More information

On-chip Inductors and Transformer

On-chip Inductors and Transformer On-chip Inductors and Transformer Applied Electronics Conference SP1.4 Supply on a Chip - PwrSoC Palm Springs, California 25 Feb 2010 James J. Wang Founder LLC 3131 E. Muirwood Drive Phoenix, Arizona 85048

More information

CMY210. Demonstration Board Documentation / Applications Note (V1.0) Ultra linear General purpose up/down mixer 1. DESCRIPTION

CMY210. Demonstration Board Documentation / Applications Note (V1.0) Ultra linear General purpose up/down mixer 1. DESCRIPTION Demonstration Board Documentation / (V1.0) Ultra linear General purpose up/down mixer Features: Very High Input IP3 of 24 dbm typical Very Low LO Power demand of 0 dbm typical; Wide input range Wide LO

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process Sweta Padma Dash, Adyasha Rath, Geeta Pattnaik, Subhrajyoti Das, Anindita Dash Abstract

More information

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4 17.4 A 6GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss and Noise Reduction Daquan Huang, William Hant, Ning-Yi Wang, Tai W. Ku, Qun Gu, Raymond Wong, Mau-Chung

More information

An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure

An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure Xi Li 1, Zheng Ren 2, Yanling Shi 1 1 East China Normal University Shanghai 200241 People s Republic of China 2 Shanghai

More information

Improved Phase Noise Model. School of Electronics and Computer Science

Improved Phase Noise Model. School of Electronics and Computer Science Improved Phase Noise Model for Ultra Wideband VCO Li Ke Reuben Wilcock Peter Wilson School of Electronics and Computer Science University of Southampton, UK Presentation outline Research motivation Improved

More information