IEEE CX4 Quantitative Analysis of Return-Loss

Size: px
Start display at page:

Download "IEEE CX4 Quantitative Analysis of Return-Loss"

Transcription

1 IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003

2 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwire and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

3 Example Differential RX Termination IC Implementation Single-Ended Lumped Model V COM V in V out to RX + to RX - 50Ω 50Ω C = pf ~ 50Ω RX Data Lumped capacitance of Pad, ESD structure and input devices

4 S-Parameters for Capacitive Termination S-parameters Single-Ended Lumped Model S = s + s s V in C = pf V out Where, = RC S ( s) = TX ( s) RX S = s + s Reflection Coefficient / Return-Loss is high-pass function with unity-gain at high frequencies

5 Reflection Coefficient for DC Mismatch Reflection Coefficient Reflection Coefficient vs. Frequency Γ = where, Γ 0 = R R L L Γ 0 + R + R s = s ( R ) L R C Reflection Coefficient (db) = 75W = 0. CX4 Template = 33W = -0. Frequency (GHz) = 50W = 0 Reflection Coefficient (Return-Loss) is a high-pass function with unity-gain at high frequencies and DC gain determined by mismatch in

6 Reflections in Time Domain Impulse Response [ + Γ ] t 0 h( t) = δ ( t) + e u( t) Step Response step ( t) = Γ0 0 t t [ + Γ ] e u( ) Amplitude (V) Step Response (TDR) = 50W = 0 = 75W = 0. = 33W = -0. Time (ps)

7 Reflections in Time Domain: Pulse Response Amplitude (V) = 33W = -0. Amplitude (V) = 50W = 0 Unit Interval (30ps) Amplitude (V) = 75W = 0. C = pf ~ 50Ω Unit Interval (30ps)

8 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwires and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

9 RX with Bondwire & Trace Inductance IC Implementation Single-Ended Lumped Model to RX + to RX - 50Ω 50Ω V COM V in V out L = 5nH C = pf ~ 50Ω RX Data Lumped inductance of package trace and bondwire

10 S-Parameters: Bondwire & Trace Inductance S-Parameters: Bondwire & Trace Inductance S-Parameters: Bondwire & Trace Inductance L = 5nH C = pf = LC s R L RC s LC s R L RC s LC s R L RC s S [ ] [ ] ) ( s s s s s RX = S RC R L = = Where, Reflection Coefficient / Return-Loss is high-pass function with unity-gain at high frequencies

11 Reflection Coefficient with DC Mismatch Γ RX ( s) = Γ s [ ( ) ( )] ( ) Γ0 + Γ0 + s + Γ0 [ ( ) ( )] ( ) s Γ Γ 0 + s + Γ 0 where, Γ 0 = R R L L L = R RC = R + R L = 5nH C = pf ~ 50Ω

12 Reflection Coefficient for pf & 5nH Termination Network Reflection Coefficient vs. Frequency L = 5nH C = pf ~ 50Ω Reflection Coefficient (db) = 33W = -0. CX4 Template = 50W = 0 = 75W = 0. Frequency (GHz) Return-Loss violates template for pf and 5nH for wide range of values for RL

13 Reflection Coefficient for 0.75pF & 3nH Termination Network L = 3nH C = 0.75pF ~ 50Ω Reflection Coefficient (db) Reflection Coefficient vs. Frequency = 33W = -0. CX4 Template = 50W = 0 = 75W = 0. Frequency (GHz) Return-Loss meets template for 0.75pF and 3nH for wide range of values for RL. Notice resonant null for 75Ω load. Spec is achievable, but care must be taken in package

14 Reflections in Time Domain Termination Network Step Response (TDR) L = 3nH C = 0.75pF ~ 50Ω Amplitude (V) = 50W = 0 = 75W = 0. = 33W = -0. Step response shows open circuit at high-frequency due to inductor and some ringing due to nd-order dynamics Time (ps)

15 Reflections in Time Domain: Pulse Response Amplitude (V) = 33W = -0. Amplitude (V) = 50W = 0 Unit Interval (30ps) L = 3nH Amplitude (V) C = 0.75pF ~ 50Ω = 75W = 0. Unit Interval (30ps)

16 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures Define guideline for package requirements to meet specifications Consider bondwires and trace inductance Impact on Performance How does return loss effect margin What is minimum short-channel

17 Definition of Terms: Frequency Domain S CH (s) Reflection at TX-end of Channel with 50-Ohm line S CH (s) Reverse transmission on channel with 50-ohm source and load S CH (s) Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX S CH (s) RX S (s) Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load S (s) Reflection at RX with 50-Ohm line

18 Channel S-Parameters: 3m InfiniBand Cable Amplitude (db) S S Amplitude (db) S S Frequency (GHz) Frequency (GHz)

19 Definition of Terms: Time Domain h CH Reflection at TX-end of Channel with 50-Ohm line h CH Reverse transmission on channel with 50-ohm source and load h CH Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load h Reflection at RX with 50-Ohm line

20 Reflections in Time Domain: Pulse Response P P Amplitude (V) Amplitude (V) P P Unit Interval (30ps) Unit Interval (30ps)

21 First-Order Reflection Analysis: Path h CH Reflection at TX-end of Channel with 50-Ohm line Path : h CH *h *h CH Path : h CH *h *h CH TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load

22 First-Order Reflection Analysis: Path Path : h CH *h *h CH Path : h CH *h *h CH h CH Reflection at TX-end of Channel with 50-Ohm line TX RX RX TX TX h CH RX Forward transmission on channel with 50-ohm source and load h Reflection at RX with 50-Ohm line

23 First-Order Reflection Analysis: Path 3 h CH Reverse transmission on channel with 50-ohm source and load TX RX RX TX TX h CH RX h Reflection at TX with 50-Ohm line Forward transmission on channel with 50-ohm source and load Path 3: h CH *h *h CH * h * h CH Path 3: h CH *h *h CH * h * h CH h Reflection at RX with 50-Ohm line

24 First-Order Reflection Performance: 0m TX RX RX TX TX RX BER 0-7 Blue: Signal, & Jitter Perfect Termination: mV RL = 33Ω: 48.0-mV RL = 50Ω 35.7-mV RL = 75Ω 39.0-mV Yellow: Reflections

25 First-Order Reflection Performance: m TX RX RX TX TX RX BER 0-7 Perfect Termination: RL = 33Ω: RL = 50Ω RL = 75Ω mV 3.0-mV 43.9-mV mV Blue: Signal, & Jitter Yellow: Reflections

26 First-Order Reflection Performance: 5m TX RX RX TX TX RX BER 0-7 Perfect Termination: RL = 33Ω: RL = 50Ω RL = 75Ω 87.0-mV 44.7-mV 68.-mV 79.6-mV Blue: Signal, & Jitter Yellow: Reflections

27 Return Loss Conclusions Return-Loss specs can be achieved with standard packages and ESD structures DC matching is not critical Signal has no DC content 4-dB or 50% DC deviation can be easily tolerated Resonant nulls could improve return-loss but can not be controlled accurately in production Long channel margin degrades approximately 30-mV due to reflections Short channel margins are acceptable with 0m channel In practice the package and board trace will provide filtering for 0m channel and reflections will be much less severe (similar to m channel case)

28 END

Aries Kapton CSP socket

Aries Kapton CSP socket Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...

More information

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Probing Techniques for Signal Performance Measurements in High Data Rate Testing Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal

More information

Project. A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network:

Project. A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network: Project A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network: And, you did transient simulations of the following circuits

More information

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx PRODUCT FEATURES 12-channel full-duplex active optical cable Electrical interface only Multirate capability: 1.06Gb/s to

More information

Exercises for the Antenna Matching Course

Exercises for the Antenna Matching Course Exercises for the Antenna Matching Course Lee Vishloff, PEng, IEEE WCP C-160302-1 RELEASE 1 Notifications 2016 Services, Inc. All rights reserved. The and Services Inc. stylized text belongs to tech-knows

More information

VLSI is scaling faster than number of interface pins

VLSI is scaling faster than number of interface pins High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

LC VCO Design Procedure

LC VCO Design Procedure L VO Design Procedure 116 UMTS VO VO design parameters Design requirement Oscillating frequency 2.1GHz Tuning range 400MHz Voltage swing 0.7V Phase noise -110dBc@1MHz Supply voltage 3V Power consumption

More information

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide User s Guide Publication Number E2695-92000 June 2003 Copyright Agilent Technologies 2003 All Rights Reserved. Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes Agilent

More information

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx PRODUCT FEATURES Four-channel full-duplex active optical cable Electrical interface only Multirate capability: 1.06Gb/s

More information

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx PRODUCT FEATURES Four-channel full-duplex active optical cable Eletrical interface only Multirate capability: 1.06Gb/s to

More information

CAUI-4 Chip Chip Spec Discussion

CAUI-4 Chip Chip Spec Discussion CAUI-4 Chip Chip Spec Discussion 1 Chip-Chip Considerations Target: low power, simple chip-chip specification to allow communication over loss with one connector Similar to Annex 83A in 802.3ba 25cm or

More information

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

More information

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

CAUI-4 Consensus Building, Specification Discussion. Oct 2012 CAUI-4 Consensus Building, Specification Discussion Oct 2012 ryan.latchman@mindspeed.com 1 Agenda Patent Policy: - The meeting is an official IEEE ad hoc. Please review the patent policy at the following

More information

Probe Card Characterization in Time and Frequency Domain

Probe Card Characterization in Time and Frequency Domain Gert Hohenwarter GateWave Northern, Inc. Probe Card Characterization in Time and Frequency Domain Company Logo 2007 San Diego, CA USA Objectives Illuminate differences between Time Domain (TD) and Frequency

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

Aries QFP microstrip socket

Aries QFP microstrip socket Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4

More information

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014 Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design

More information

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

CFORTH-X2-10GB-CX4 Specifications Rev. D00A CFORTH-X2-10GB-CX4 Specifications Rev. D00A Preliminary DATA SHEET CFORTH-X2-10GB-CX4 10GBASE-CX4 X2 Transceiver CFORTH-X2-10GB-CX4 Overview CFORTH-X2-10GB-CX4 10GBd X2 Electrical transceivers are designed

More information

Sirindhorn International Institute of Technology Thammasat University

Sirindhorn International Institute of Technology Thammasat University Sirindhorn International Institute of Technology Thammasat University School of Information, Computer and Communication Technology COURSE : ECS 34 Basic Electrical Engineering Lab INSTRUCTOR : Dr. Prapun

More information

x-mgc Part Number: FCU-022M101

x-mgc Part Number: FCU-022M101 x-mgc Part Number: FCU-022M101 Features Compliant with IEEE802.3ak (10GBASE-CX4) X2 MSA Rev 1.0b Compatible module Industry standard electrical connector, microgigacn TM (I/O interface) XAUI Four channel

More information

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp. ;$8,7;5;-LWWHU 6SHFLILFDWLRQV Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp. 7;*HQHUDO6SHFLILFDWLRQV AC Coupled, point-to-point, 100 Ohms Differential 1UI = 320ps +/-

More information

For IEEE 802.3ck March, Intel

For IEEE 802.3ck March, Intel 106Gbps C2M Simulation Updates For IEEE 802.3ck March, 2019 Mike Li, Hsinho Wu, Masashi Shimanouchi Intel 1 Contents Objective and Motivations TP1a Device and Link Configuration CTLE Characteristics Package

More information

Application Note 5525

Application Note 5525 Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for

More information

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from The text of this section was pulled from clause 72.7 128.7 2.5GBASE-KX

More information

Application Note 5044

Application Note 5044 HBCU-5710R 1000BASE-T Small Form Pluggable Low Voltage (3.3V) Electrical Transceiver over Category 5 Unshielded Twisted Pair Cable Characterization Report Application Note 5044 Summary The Physical Medium

More information

Optimizing On Die Decap in a System at Early Stage of Design Cycle

Optimizing On Die Decap in a System at Early Stage of Design Cycle Optimizing On Die Decap in a System at Early Stage of Design Cycle Naresh Dhamija Pramod Parameswaran Sarika Jain Makeshwar Kothandaraman Praveen Soora Disclaimer: The scope of approach presented is limited

More information

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA DESCRIPTION LT5578 Demonstration circuit 1545A-x is a high linearity upconverting mixer featuring the LT5578. The LT 5578 is a high performance upconverting mixer IC optimized for output frequencies in

More information

SHF Communication Technologies AG

SHF Communication Technologies AG SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23 Aufgang D 12277 Berlin Marienfelde Germany Phone ++49 30 / 772 05 10 Fax ++49 30 / 753 10 78 E-Mail: sales@shf.biz Web: http://www.shf.biz

More information

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

Ensuring Signal and Power Integrity for High-Speed Digital Systems

Ensuring Signal and Power Integrity for High-Speed Digital Systems Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation

More information

1000BASE-T1 EMC Test Specification for Common Mode Chokes

1000BASE-T1 EMC Test Specification for Common Mode Chokes IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Date

More information

ENGR4300 Test 3A Fall 2002

ENGR4300 Test 3A Fall 2002 1. 555 Timer (20 points) Figure 1: 555 Timer Circuit For the 555 timer circuit in Figure 1, find the following values for R1 = 1K, R2 = 2K, C1 = 0.1uF. Show all work. a) (4 points) T1: b) (4 points) T2:

More information

DS 6000 Specifications

DS 6000 Specifications DS 6000 Specifications All the specifications are guaranteed except the parameters marked with Typical and the oscilloscope needs to operate for more than 30 minutes under the specified operation temperature.

More information

PI2EQXDP101-A. 1 to 1 DisplayPort ReDriver. Features

PI2EQXDP101-A. 1 to 1 DisplayPort ReDriver. Features Features DisplayPort 1.1a operation at reduced bit rate (1.62Gbps) and high bit rate (2.7Gbps) Jitter elimination circuits automatically adjust link via training path àà Pre-Emphasis, and output swing

More information

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver QSFP-40G-LR4-S-LEG CISCO 40GBASE-LR4 QSFP+ SMF 1270NM-1330NM 10KM REACH LC QSFP-40G-LR4-S-LEG 40Gbase QSFP+ Transceiver Features 4 CWDM lanes MUX/DEMUX design 4 independent full-duplex channels Up to 11.2Gbps

More information

PCB Routing Guidelines for Signal Integrity and Power Integrity

PCB Routing Guidelines for Signal Integrity and Power Integrity PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation

More information

SINCE the performance of personal computers (PCs) has

SINCE the performance of personal computers (PCs) has 334 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 5, MAY 2010 Multi-Slot Main Memory System for Post DDR3 Jaejun Lee, Sungho Lee, and Sangwook Nam, Member, IEEE Abstract This

More information

X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber.

X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber. X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber. Description These X2-10GB-LR-OC optical transceivers are designed for Storage, IP network and LAN. They are hot pluggable

More information

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit

More information

Passive MMIC 30GHz Equalizer

Passive MMIC 30GHz Equalizer Page 1 The is a passive MMIC equalizer. It is a positive gain slope equalizer designed to pass DC to 30GHz. Equalization can be applied to reduce low pass filtering effects in both RF/microwave and high

More information

Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCCx410QD3Cyy

Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCCx410QD3Cyy Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCCx410QD3Cyy PRODUCT FEATURES Four-channel full-duplex active optical cable Multirate capability: 1.06Gb/s to 10.5Gb/s per channel

More information

Taking the Mystery out of Signal Integrity

Taking the Mystery out of Signal Integrity Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com

More information

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...

More information

PROLABS XENPAK-10GB-SR-C

PROLABS XENPAK-10GB-SR-C PROLABS XENPAK-10GB-SR-C 10GBASE-SR XENPAK 850nm Transceiver XENPAK-10GB-SR-C Overview PROLABS s XENPAK-10GB-SR-C 10 GBd XENPAK optical transceivers are designed for Storage, IP network and LAN, it is

More information

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich Overview Link budget calculation Two proposals for Technical Spec Simulation results for Worst Case Compliant Channel Delay Summary and Conclusions

More information

ECE 497 JS Lecture - 22 Timing & Signaling

ECE 497 JS Lecture - 22 Timing & Signaling ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling

More information

QSFP SFP-QSFP-40G-LR4

QSFP SFP-QSFP-40G-LR4 Features Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-LR4 Standard QSFP+ MSA compliant Compliant with QDR/DDR Infiniband data rates Up to 11.2Gb/s data rate per wavelength 4 CWDM lanes MUX/DEMUX

More information

AN-742 APPLICATION NOTE

AN-742 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION

More information

Master Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach

Master Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach Master Thesis Mobile Phone Antenna Modelling Umut Bulus Supervised by Prof. Dr.-Ing. K. Solbach 2.3.28 Contents Introduction Theoretical Background Antenna Measurements on Different PCB Variations Investigation

More information

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0

More information

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table. Features 8 Differential Channel SPST switch with Mux/DeMux option PCI Express Gen II performance Low Bit-to-Bit Skew: 10ps (between +/- signals) Low Crosstalk: -15dB @ 3.0 GHz Low Off Isolation: -26db

More information

QSFP SV-QSFP-40G-LR4L

QSFP SV-QSFP-40G-LR4L Features 4 CWDM lanes MUX/DEMUX design Up to 11.2Gb/s data rate per wavelength QSFP+ MSA compliant IEEE 802.3ba Electrical Interface Up to 2km transmission on single mode fiber (SMF) Operating case temperature:

More information

High-speed Serial Interface

High-speed Serial Interface High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications

More information

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Armindo António Barão da Silva Pontes Abstract This paper presents the design and simulations of

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

40G-QSFP-ER4-LEG. 40Gbase QSFP+ Transceiver

40G-QSFP-ER4-LEG. 40Gbase QSFP+ Transceiver Part# 39606 40G-QSFP-ER4-LEG BROCADE COMPATIBLE 40GBASE-ER4 QSFP+ SMF 1271-1331NM 30KM REACH LC DOM 40G-QSFP-ER4-LEG 40Gbase QSFP+ Transceiver Features Compliant with 40G Ehternet IEEE802.3ba and 40GBase-ER4

More information

DATA SHEET: Transceivers

DATA SHEET: Transceivers ProLabs QSFP 40G ER4 C 40GBASE ER4 QSFP+ SMF 1271 1331NM 30KM REACH LC DOM DATA SHEET: Transceivers QSFP-40G-ER4-C Overview ProLabs QSFP 40G ER4 C Quad Small Form Factor Pluggable (QSFP+) transceivers

More information

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net

More information

25Gb/s Ethernet Channel Design in Context:

25Gb/s Ethernet Channel Design in Context: 25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?

More information

10 GIGABIT ETHERNET CONSORTIUM

10 GIGABIT ETHERNET CONSORTIUM 10 GIGABIT ETHERNET CONSORTIUM Clause 54 10GBASE-CX4 PMD Test Suite Version 1.0 Technical Document Last Updated: 18 November 2003 10:13 AM 10Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham,

More information

AltiumLive 2017: Component selection for EMC

AltiumLive 2017: Component selection for EMC AltiumLive 2017: Component selection for EMC Martin O Hara Victory Lighting Ltd Munich, 24-25 October 2017 Component Selection Passives resistors, capacitors and inductors Discrete diodes, bipolar transistors,

More information

BTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET

BTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET DATA SHEET 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber BTI-10GLR-XN-AS Overview Agilestar's BTI-10GLR-XN-AS 10GBd XENPAK optical transceiver is designed for Storage,

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

Ethernet 100BASE-TX Test Report. Table of Contents

Ethernet 100BASE-TX Test Report. Table of Contents 页码,1/12(W) Ethernet 100BASE-TX Test Report Table of Contents General Information 2 Test Summary 3 100BASE-TX Amplitude Domain Tests 3 100BASE-TX Rise And Fall Times 3 100BASE-TX Duty Cycle Distortion 3

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters in 0.25µm m CMOS William Ellersick 1,3, Chih-Kong Ken Yang 2 Vladimir Stojanovic 1, Siamak Modjtahedi 2, Mark A. Horowitz 1 1 Stanford

More information

Improving CDM Measurements With Frequency Domain Specifications

Improving CDM Measurements With Frequency Domain Specifications Improving CDM Measurements With Frequency Domain Specifications Jon Barth (1), Leo G. Henry Ph.D (2), John Richner (1) (1) Barth Electronics, Inc, 1589 Foothill Drive, Boulder City, NV 89005 USA tel.:

More information

Where Did My Signal Go?

Where Did My Signal Go? Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)

More information

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table 3.3V, PCI Express 3.0 2-Lane, (4-Channel), Differential Mux/Demux with Bypass Features ÎÎ8 Differential Channel SPST switch with Mux/DeMux option ÎÎPCIe 3.0 performance ÎÎBi-directional operation ÎÎLow

More information

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters in 0.25µm m CMOS William Ellersick 1,3, Chih-Kong Ken Yang 2 Vladimir Stojanovic 1, Siamak Modjtahedi 2, Mark A. Horowitz 1 1 Stanford

More information

The Series RLC Circuit and Resonance

The Series RLC Circuit and Resonance Purpose Theory The Series RLC Circuit and Resonance a. To study the behavior of a series RLC circuit in an AC current. b. To measure the values of the L and C using the impedance method. c. To study the

More information

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators International Journal of Electromagnetics and Applications 2016, 6(1): 7-12 DOI: 10.5923/j.ijea.20160601.02 Design of Duplexers for Microwave Communication Charles U. Ndujiuba 1,*, Samuel N. John 1, Taofeek

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)

Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV) Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV) Jihye Kim, Insu Hwang, Youngwoo Kim, Heegon Kim and Joungho Kim Department of Electrical Engineering

More information

Features. Applications

Features. Applications 105MHz Low-Power SOT23-5 Op Amp General Description The is a high-speed operational amplifier which is unity gain stable regardless of resistive and capacitive load. It provides a gain-bandwidth product

More information

10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 6/21/2017 1 Overview Coupling Network Coupling Network

More information

The data rates of today s highspeed

The data rates of today s highspeed HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394

More information

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29 TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling

More information

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University

More information

DESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS. Nils Nazoa, Consultant Engineer LA Techniques Ltd

DESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS. Nils Nazoa, Consultant Engineer LA Techniques Ltd DESIGN CONSIDERATIONS AND PERFORMANCE REQUIREMENTS FOR HIGH SPEED DRIVER AMPLIFIERS Nils Nazoa, Consultant Engineer LA Techniques Ltd 1. INTRODUCTION The requirements for high speed driver amplifiers present

More information

Demystifying Vias in High-Speed PCB Design

Demystifying Vias in High-Speed PCB Design Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal

More information

High Speed Characterization Report

High Speed Characterization Report ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table

More information

QSFP. Parameter Symbol Min Max Unit Notes. Relative Humidity (non-condensation) RH 0 85 %

QSFP. Parameter Symbol Min Max Unit Notes. Relative Humidity (non-condensation) RH 0 85 % Features 4 CWDM lanes MUX/DEMUX design Up to 11.2Gb/s data rate per wavelength QSFP+ MSA compliant IEEE 802.3ba Electrical Interface Digital diagnostic capabilities Compliant with QDR/DDR Infiniband data

More information

High Speed Characterization Report

High Speed Characterization Report HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly

More information

13607CP 13 GHz Latched Comparator Data Sheet

13607CP 13 GHz Latched Comparator Data Sheet 13607CP 13 GHz Latched Comparator Data Sheet Applications Broadband test and measurement equipment High speed line receivers and signal regeneration Oscilloscope and logic analyzer front ends Threshold

More information

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically

More information

RF applications of PIN diodes

RF applications of PIN diodes From the SelectedWorks of Chin-Leong Lim June 24, 2008 RF applications of PIN diodes Chin-Leong Lim Available at: https://works.bepress.com/chin-leong_lim/9/ RF Applications of PIN diodes IEEE MTT-ED-SSCS

More information

Differential-Mode Emissions

Differential-Mode Emissions Differential-Mode Emissions In Fig. 13-5, the primary purpose of the capacitor C F, however, is to filter the full-wave rectified ac line voltage. The filter capacitor is therefore a large-value, high-voltage

More information

PRELIMINARY PRELIMINARY

PRELIMINARY PRELIMINARY Impedance Discontinuities of Right Angle Bends 90 degree, chamfered, and radial Augusto Panella Molex Incorporated Scott McMorrow SiQual, Inc. Introduction The results presented below are a portion of

More information

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch Features SAS, SATA2, XAUI Switch 2 Differential Channel, 2:1 Mux/DeMux Bandwidth of 2.0 GHz (3dB) Low Bit-to-Bit Skew :

More information

PART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER

PART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER 9-47; Rev ; 9/9 EVALUATION KIT AVAILABLE General Description The / differential line receivers offer unparalleled high-speed performance. Utilizing a threeop-amp instrumentation amplifier architecture,

More information

Keywords: rf, rfic, wireless, cellular, cdma, if, oscillator, rfics, IF frequencies, VCO, rf ic

Keywords: rf, rfic, wireless, cellular, cdma, if, oscillator, rfics, IF frequencies, VCO, rf ic Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 272 Keywords: rf, rfic, wireless, cellular, cdma, if, oscillator, rfics, IF frequencies, VCO, rf ic APPLICATION

More information

Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter

Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter John McNeill Vladimir Zlatkovic David Bowler Lawrence M. DeVito ANALOG DEVICES Application Presentation

More information

SHF Communication Technologies AG

SHF Communication Technologies AG SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone ++49 30 / 772 05 10 Fax ++49 30 / 753 10 78 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 806 E SHF

More information

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx PRODUCT FEATURES Single 1.0 10.3125 Gb/s bi-directional link. RoHS-6 compliant (lead-free) Available in lengths of 3,

More information

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs IEEE802.3 10 Mb/s Single Twisted Pair Ethernet Study Group 9/8/2016 1 Overview Signal Coding Analog

More information