GAL20V8/883 PROGRAMMABLE AND-ARRAY (64 X 40) High Performance E 2 CMOS PLD Generic Array Logic. Features. Functional Block Diagram.

Size: px
Start display at page:

Download "GAL20V8/883 PROGRAMMABLE AND-ARRAY (64 X 40) High Performance E 2 CMOS PLD Generic Array Logic. Features. Functional Block Diagram."

Transcription

1 GAL20V/3 High Performance E 2 CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMAE E 2 CMOS TECHNOLOGY 10 ns Maximum Propagation Delay Fmax = 62.5 MHz 7 ns Maximum from Clock nput to Data Output TTL Compatible 12 ma Outputs UltraMOS Advanced CMOS Technology 50% REDUCTON N POWER FROM BPOLAR 75mA Typ cc on Low Power Device E 2 CELL TECHNOLOGY Reconfigurable Logic Reprogrammable Cells 100% Tested/100% Yields High Speed Electrical Erasure (<100ms) 20 Year Data Retention EGHT LOGC MACROCELLS Maximum Flexibility for Complex Logic Designs Programmable Output Polarity Also Emulates 24-pin PAL Devices with Full Function/ Fuse Map/Parametric Compatibility PRELOAD AND POWER-ON RESET OF ALL REGSTERS 100% Functional Testability APPLCATONS LUDE: DMA Control State Machine Control High Speed Graphics Processing Standard Logic Speed Upgrade ELECTRO SGNATURE FOR DENTFCATON Description / PROGRAMMABLE AND-ARRAY (64 X 40) MUX OE MUX /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /OE The GAL20V/3 is a high performance E 2 CMOS programmable logic devices processed in full compliance to ML-STD- 3. This military grade device combines a high performance CMOS process with Electrically Erasable (E 2 ) floating gate technology to provide the highest speed/power performance available in the 3 qualified PLD market. The generic GAL architecture provides maximum design flexibility by allowing the Output Logic Macrocell () to be configured by the user. The GAL20V/3 is capable of emulating all standard 24-pin PAL devices with full function/fuse map/parametric compatibility. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. n addition, 100 erase/write cycles and data retention in excess of 20 years are specified. Pin Configuration / 2 2 GND Vcc GAL20V Top View /OE /O/Q /O/Q 23 /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q / 1 6 CERDP GAL 20V 24 1 Vcc /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q GND /OE Copyright 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTCE SEMCONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. July 1997 Tel. (503) ; 1-00-LATTCE; FAX (503) ; 20vmil_02 1

2 Specifications GAL20VB/3 Absolute Maximum Ratings (1) Supply voltage V CC to +7V nput voltage applied to V CC +1.0V Off-state output voltage applied to V CC +1.0V Storage Temperature to 150 C Case Temperature with Power Applied to 125 C 1.Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications). Recommended Operating Conditions CaseTemperature (T C ) to 125 C Supply voltage (V CC ) with Respect to Ground to +5.50V DC Electrical Characteristics Over Recommended Operating Conditions (Unless Otherwise Specified) SYMBOL PARAMETER CONDTON MN. TYP. 2 MAX. UNTS VL nput Low Voltage Vss V VH nput High Voltage 2.0 Vcc+1 V L nput or /O Low Leakage Current 0V VN VL (MAX.) -10 µa H nput or /O High Leakage Current 3.5VH VN VCC 10 µa VOL Output Low Voltage OL = MAX. Vin = VL or VH 0.5 V VOH Output High Voltage OH = MAX. Vin = VL or VH 2.4 V OL Low Level Output Current 12 ma OH High Level Output Current 2.0 ma OS 1 Output Short Circuit Current VCC = 5V VOUT = 0.5V T A = 25 C ma CC Operating Power VL = 0.5V VH = 3.0V L -10/-15/ ma Supply Current ftoggle = 15MHz Outputs Open 1) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested. 2) Typical values are at Vcc = 5V and TA = 25 C 2

3 Specifications GAL20VB/3 AC Switching Characteristics Over Recommended Operating Conditions TEST PARAMETER DESCRPTON UNTS COND 1. MN. MAX. MN. MAX. MN. MAX. tpd A nput or /O to Combinational Output ns tco A Clock to Output Delay ns tcf 2 Clock to Feedback Delay ns tsu Setup Time, nput or Feedback before Clock ns th Hold Time, nput or Feedback after Clock ns A Maximum Clock Frequency with MHz External Feedback, 1/(tsu + tco) fmax 3 A Maximum Clock Frequency with MHz nternal Feedback, 1/(tsu + tcf) A Maximum Clock Frequency with MHz No Feedback twh Clock Pulse Duration, High ns twl Clock Pulse Duration, Low ns ten B nput or /O to Output Enabled ns B OE to Output Enabled ns tdis C nput or /O to Output Disabled ns C OE to Output Disabled ns 1) Refer to Switching Test Conditions section. 2) Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3) Refer to fmax Descriptions section. Capacitance (TA = 25 C, f = 1.0 MHz) SYMBOL PARAMETER MAXMUM* UNTS TEST CONDTONS C nput Capacitance 10 pf V CC = 5.0V, V = 2.0V C /O /O Capacitance 10 pf V CC = 5.0V, V /O = 2.0V *Characterized but not 100% tested. 3

4 Specifications GAL20V/3 Switching Waveforms NPUT or /O FEEDBACK VALD NPUT tsu th NPUT or /O FEEDBACK COMBNATONAL VALD NPUT tpd REGSTERED tco 1/fmax (external fdbk) Combinatorial Output Registered Output NPUT or /O FEEDBACK OE tdis ten tdis ten COMBNATONAL REGSTERED nput or /O to Output Enable/Disable OE to Output Enable/Disable twh twl 1/fmax (w/o fb) Clock Width REGSTERED FEEDBACK 1/fmax (internal fdbk) tcf tsu fmax with Feedback 4

5 Specifications GAL20V/3 fmax Descriptions LOGC ARRAY REGSTER LOGC ARRAY tsu tco fmax with External Feedback 1/(tsu+tco) Note: fmax with external feedback is calculated from measured tsu and tco. tcf tpd REGSTER LOGC ARRAY tsu + th REGSTER fmax with No Feedback Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%. fmax with nternal Feedback 1/(tsu+tcf) Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd. Switching Test Conditions nput Pulse Levels GND to 3.0V nput Rise and Fall Times 3ns 10% 90% nput Timing Reference Levels 1.5V Output Timing Reference Levels 1.5V Output Load See Figure 3-state levels are measured 0.5V from steady-state active level. FROM (O/Q) UNDER TEST +5V R 1 TEST PONT Output Load Conditions (see figure) R 2 C * L Test Condition R1 R2 CL A 390Ω 750Ω 50pF B Active High 750Ω 50pF Active Low 390Ω 750Ω 50pF C Active High 750Ω 5pF Active Low 390Ω 750Ω 5pF *C L LUDES TEST FXTURE AND PROBE CAPACTAE 5

6 Specifications GAL20V/3 GAL20V Ordering nformation (ML-STD-3 and SMD) Ordering # T pd ( ns) T su ( ns) T co ( ns) cc (ma) Package M L-STD-3 SMD # Pin CERDP GAL20VB-10LD/ LA 2-Pin GAL20VB-10LR/ Pin CERDP GAL20VB-15LD/3 2-Pin GAL20VB-15LR/ Pin CERDP GAL20VB-20LD/3 2-Pin GAL20VB-20LR/ A LA A LA A Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended. Part Number Description XXXXXXXX _ XX X X X GAL20VB Device Name Speed (ns) ML Process /3 = 3 Process L = Low Power Power Package D = CERDP R = 6

GAL16V8/883 High Performance E 2 CMOS PLD Generic Array Logic. Devices have been discontinued. PROGRAMMABLE AND-ARRAY (64 X 32)

GAL16V8/883 High Performance E 2 CMOS PLD Generic Array Logic. Devices have been discontinued. PROGRAMMABLE AND-ARRAY (64 X 32) GAL16V/3 High Performance E CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 7.5 ns Maximum Propagation Delay Fmax = 100 MHz 6 ns Maximum from Clock nput

More information

I/CLK I GND I/OE I/O/Q I/O/Q

I/CLK I GND I/OE I/O/Q I/O/Q GALV High Performance E CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 5 MHz 3. ns Maximum from Clock nput to Data

More information

Lead-Free Package Options Available! I/CLK I I I I/O/Q. Vcc I/CLK

Lead-Free Package Options Available! I/CLK I I I I/O/Q. Vcc I/CLK Features Lead-Free Package Options Available! Specifications GAL22V GAL22V High Performance E 2 CMOS PLD Generic Array Logic Functional Block Diagram HGH PERFORMANCE E 2 CMOS TECHNOLOGY ns Maximum Propagation

More information

All Devices Discontinued!

All Devices Discontinued! GAL 22LV Device Datasheet June 2 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet The original datasheet pages have not been

More information

GAL16V8 PROGRAMMABLE AND-ARRAY (64 X 32) High Performance E 2 CMOS PLD Generic Array Logic DIP PLCC GAL 16V8 GAL16V8

GAL16V8 PROGRAMMABLE AND-ARRAY (64 X 32) High Performance E 2 CMOS PLD Generic Array Logic DIP PLCC GAL 16V8 GAL16V8 GALV High Performance E CMOS PLD Generic Array Logic FEATURES FUNCTONAL BLOCK DAGRAM HGH PERFORMANCE E CMOS TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 5 MHz 3. ns Maximum from Clock nput to Data

More information

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS TBPAL22V-C HGH-PERFORMANCE MPACT-X PROGRAMMABLE ARRAY LOGC CRCUTS Second-Generation PLD Architecture High-Performance Operation: f max (External Feedback)... 7 MHz Propagation Delay... ns Max ncreased

More information

PALCE20V8 Family. EE CMOS 24-Pin Universal Programmable Array Logic

PALCE20V8 Family. EE CMOS 24-Pin Universal Programmable Array Logic COM'L: H-5/7/10/15/25, -10/15/25 PALCE20V8 Family EE CMOS 24-Pin Universal Programmable Array Logic IND: H-15/25, -20/25 DISTINCTIVE CHARACTERISTICS Pin and function compatible with all PAL 20V8 devices

More information

Flash Erasable, Reprogrammable CMOS PAL Device

Flash Erasable, Reprogrammable CMOS PAL Device Features Low power ma max. commercial (1 ns) 13 ma max. commercial (5 ns) CMO Flash EPROM technology for electrical erasability and reprogrammability Variable product terms 2 x(8 through 16) product terms

More information

Philips Semiconductors Programmable Logic Devices

Philips Semiconductors Programmable Logic Devices DESCRIPTION The PLD is a high speed, combinatorial Programmable Logic Array. The Philips Semiconductors state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce maximum propagation

More information

Lead- Free Package Options Available! Description

Lead- Free Package Options Available! Description The isplsi 8VE is a High Density Programmable Logic Device available in 8 and 64 -pin versions. The device contains 8 Registers, eight Dedicated Input pins, three Dedicated Clock Input pins, two dedicated

More information

All Devices Discontinued!

All Devices Discontinued! isplsi 3320 Device Datasheet June 200 All Devices Discontinued! Product Change Notification (PCN) #09-0 has been issued to discontinue all devices in this data sheet. The original datasheet pages have

More information

USE GAL DEVICES FOR NEW DESIGNS

USE GAL DEVICES FOR NEW DESIGNS PALLV22V PALLV22VZ COM'L: -7//5 IND: -5 IND: -25 PALLV22V and PALLV22VZ Families Low-Voltage (Zero Power) 24-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS Low-voltage operation, 3.3 V JEDEC

More information

Flash-erasable Reprogrammable CMOS PAL Device

Flash-erasable Reprogrammable CMOS PAL Device PALCE22V1 is a replacement device for PALC22V1, PALC22V1B, and PALC22V1D. UE ULTRA37 TM FOR ALL NEW DEGN PALCE22V1 Features Low power 9 ma max. commercial (1 ns) 13 ma max. commercial (5 ns) CMO Flash

More information

EP220 & EP224 Classic EPLDs

EP220 & EP224 Classic EPLDs EP220 & EP224 Classic EPLDs May 1995, ver. 1 Data Sheet Features High-performance, low-power Erasable Programmable Logic Devices (EPLDs) with 8 macrocells Combinatorial speeds as low as 7.5 ns Counter

More information

Philips Semiconductors Programmable Logic Devices

Philips Semiconductors Programmable Logic Devices L, R, R, R PLUSRD/- SERIES FEATURES Ultra high-speed t PD =.ns and f MAX = MHz for the PLUSR- Series t PD = 0ns and f MAX = 0 MHz for the PLUSRD Series 00% functionally and pin-for-pin compatible with

More information

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998 Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373

More information

XC9572 In-System Programmable CPLD

XC9572 In-System Programmable CPLD 0 XC9572 In-System Programmable CPLD October 28, 1997 (Version 2.0) 0 3* Product Specification Features 7.5 ns pin-to-pin logic delays on all pins f CNT to 125 MHz 72 macrocells with 1,600 usable gates

More information

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER FAST CMOS QUAD 2-INPUT MULTIPLEXER IDT74FCT257AT/CT/DT FEATURES: A, C, and D grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.) VOL

More information

32K x 8 Reprogrammable Registered PROM

32K x 8 Reprogrammable Registered PROM 1CY7C277 CY7C277 32K x 8 Reprogrammable Registered PROM Features Windowed for reprogrammability CMOS for optimum speed/power High speed 30-ns address set-up 15-ns clock to output Low power 60 mw (commercial)

More information

SN74ACT CLOCKED FIRST-IN, FIRST-OUT MEMORY

SN74ACT CLOCKED FIRST-IN, FIRST-OUT MEMORY Free-Running Read and Write Clocks Can Be Asynchronous or Coincident Read and Write Operations Synchronized to ndependent System Clocks nput-ready Flag Synchronized to Write Clock Output-Ready Flag Synchronized

More information

Philips Semiconductors Programmable Logic Devices

Philips Semiconductors Programmable Logic Devices DESCRTON The LS100 (3-State) and LS101 (Open Collector) are bipolar, fuse rogrammable Logic Arrays (LAs). Each device utilizes the standard AND/OR/nvert architecture to directly implement custom sum of

More information

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: FAST CMOS OCTAL BUFFER/LINE DRIVER IDT74FCT540AT/CT FEATURES: Low input and output leakage 1µ A (max.) CMOS power levels True TTL input and output compatibility VOH = 3. (typ.) VOL = 0. (typ.) Meets or

More information

Highperformance EE PLD ATF22V10B. Features. Logic Diagram. Pin Configurations. All Pinouts Top View

Highperformance EE PLD ATF22V10B. Features. Logic Diagram. Pin Configurations. All Pinouts Top View * Features Industry Standard Architecture Low-cost Easy-to-use Software Tools High-speed, Electrically-erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-pin Delay Several Power Saving Options Device

More information

XC9536 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 5.0) 1 1* Product Specification

XC9536 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 5.0) 1 1* Product Specification 9 XC9536 In-System Programmable CPLD December 4, 998 (Version 5.0) * Product Specification Features 5 ns pin-to-pin logic delays on all pins f CNT to 00 MHz 36 macrocells with 800 usable gates Up to 34

More information

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and CMOS-Compatible Outputs Distributes One Clock Input to Eight Outputs Four Same-Frequency

More information

XC9572 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 3.0) 1 1* Product Specification

XC9572 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 3.0) 1 1* Product Specification 1 XC9572 In-System Programmable CPLD December 4, 1998 (Version 3.0) 1 1* Product Specification Features 7.5 ns pin-to-pin logic delays on all pins f CNT to 125 MHz 72 macrocells with 1,600 usable gates

More information

P3Z22V10 3V zero power, TotalCMOS, universal PLD device

P3Z22V10 3V zero power, TotalCMOS, universal PLD device INTEGRATED CIRCUITS 3V zero power, TotalCMOS, universal PLD device Supersedes data of 997 May 5 IC27 Data Handbook 997 Jul 8 FEATURES Industry s first TotalCMOS 22V both CMOS design and process technologies

More information

Highperformance EE PLD ATF22V10B ATF22V10BQ ATV22V10BQL

Highperformance EE PLD ATF22V10B ATF22V10BQ ATV22V10BQL * Features Industry Standard Architecture Low-cost Easy-to-use Software Tools High-speed, Electrically-erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-pin Delay Several Power Saving Options Device

More information

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

IDT CMOS Static RAM 1 Meg (256K x 4-Bit) CMOS Static RAM 1 Meg (256K x 4-Bit) IDT71028 Features 256K x 4 advanced high-speed CMOS static RAM Equal access and cycle times Commercial and Industrial: 12/15/20ns One Chip Select plus one Output Enable

More information

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input positive-nand

More information

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY Member of the Texas Itruments idebus Family Load Clock and Unload Clock Can Be Asynchronous or Coincident 256 ords by 18 Bits Low-Power Advanced CMOS Technology Full, Empty, and Half-Full Flags Programmable

More information

TOSHIBA MOS MEMORY PRODUCTS TMM20 I 6AP- I 0 BLOCK DIAGRAM ~,--- 0: UJ A, ~ ~ 0 f=> U UJ -::"" ~ ;: 0. A, v- A 7. ::f~ ~"I '""

TOSHIBA MOS MEMORY PRODUCTS TMM20 I 6AP- I 0 BLOCK DIAGRAM ~,--- 0: UJ A, ~ ~ 0 f=> U UJ -:: ~ ;: 0. A, v- A 7. ::f~ ~I ' MOS MEMORY PRODUCTS 2,048 WORD x 8 BT STATC RAM TMM20 6AP-90 TMM20 6AP- 0 DESCRPTON TMM20 6AP- 2 TMM20 6AP- 5 The TMM2016AP is a 16,384 bits high speed and low power static random access memory organized

More information

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

CMOS STATIC RAM 1 MEG (128K x 8-BIT) CMOS STATIC RAM 1 MEG (12K x -BIT) IDT71024 Integrated Device Technology, Inc. FEATURES: 12K x advanced high-speed CMOS static RAM Commercial (0 to 70 C), Industrial (-40 to 5 C) and Military (-55 to 125

More information

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES 4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and

More information

FAST CMOS 8-BIT IDENTITY COMPARATOR

FAST CMOS 8-BIT IDENTITY COMPARATOR FAST CMOS 8-BIT IDENTITY COMPARATOR IDT74FCT521AT/CT FEATURES: A and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.) VOL = 0.

More information

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER 3. CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER 3. CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER IDT74FCT163245A/C FEATURES: 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883,

More information

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER

More information

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS Integrated Device Technology, Inc. HIGH-PERFORMAE CMOS BUS TRANSCEIVERS IDT54/74FCT86A/B IDT54/74FCT863A/B FEATURES: Equivalent to AMD s Am2986-64 bipolar registers in pinout/function, speed and output

More information

32K x 8 Power Switched and Reprogrammable PROM

32K x 8 Power Switched and Reprogrammable PROM 1 CY7C271 32K x Power Switched and Reprogrammable PROM Features CMOS for optimum speed/power Windowed for reprogrammability High speed 30 ns (Commercial) 3 ns (Military) Low power 660 mw (commercial) 71

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT IS62C64 8K x 8 LOW POR CMOS STATIC RAM FEATURES CMOS low power operation 400 mw (max.) operating 25 mw (max.) standby Automatic power-down when chip is deselected TTL compatible interface levels Single

More information

32K x 8 Power Switched and Reprogrammable PROM

32K x 8 Power Switched and Reprogrammable PROM 1CY7C271A CY7C271A Features CMOS for optimum speed/power Windowed for reprogrammability High speed 25 ns (Commercial) Low power 275 mw (Commercial) Super low standby power Less than 85 mw when deselected

More information

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH 3. CMOS 16-BIT TRANSPARENT LATCH 3. CMOS 16-BIT TRANSPARENT LATCH IDT74FCT163373A/C FEATURES: 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; > 20

More information

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)

More information

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006 1CY 27C6 4 fax id: 3006 CY27C64 Features CMOS for optimum speed/power Windowed for reprogrammability High speed 0 ns (commercial) Low power 40 mw (commercial) 30 mw (military) Super low standby power Less

More information

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain

More information

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm

More information

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S Features 128K x 8 advanced high-speed CMOS static RAM Commercial (0 C to +70 C), Industrial ( 40 C to +85 C) Equal access and cycle times Commercial and Industrial:

More information

3.3V CMOS 16-BIT REGISTER (3-STATE)

3.3V CMOS 16-BIT REGISTER (3-STATE) 3. CMOS 16-BIT REGISTER (3-STATE) 3. CMOS 16-BIT REGISTER (3-STATE) IDT74FCT163374A/C FEATURES: 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; >

More information

Classic. Feature. EPLD Family. Table 1. Classic Device Features

Classic. Feature. EPLD Family. Table 1. Classic Device Features Classic EPLD Family May 1999, ver. 5 Data Sheet Features Complete device family with logic densities of 300 to 900 usable gates (see Table 1) Device erasure and reprogramming with non-volatile EPROM configuration

More information

2K x 8 Reprogrammable PROM

2K x 8 Reprogrammable PROM 2K x 8 Reprogrammable PROM Features Windowed for reprogrammability CMOS for optimum speed/power High speed 20 ns (Commercial) 35 ns (Military) Low power 660 mw (Commercial and Military) Low standby power

More information

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM Integrated Device Technology, Inc. CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM IDT6178S FEATURES: High-speed Address to Valid time Military: 12/15/20/25ns Commercial: 10/12/15/20/25ns (max.) High-speed

More information

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER

More information

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline

More information

64-Macrocell MAX EPLD

64-Macrocell MAX EPLD 43B CY7C343B Features 64 MAX macrocells in 4 LABs 8 dedicated inputs, 24 bidirectional pins Programmable interconnect array Advanced 0.65-micron CMOS technology to increase performance Available in 44-pin

More information

3.3V CMOS 20-BIT BUFFER

3.3V CMOS 20-BIT BUFFER 3. CMOS 20-BIT BUFFER 3. CMOS 20-BIT BUFFER IDT74FCT163827A/C FEATURES: 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps ESD > 200 per MIL-STD-883, Method 3015; > 20 using machine model

More information

500MHz TTL/CMOS Potato Chip

500MHz TTL/CMOS Potato Chip FEATURES:. Patent pending technology. Max input frequency > 1GHz. Operating frequency up to 500MHz with 2pf load. Operating frequency up to 450MHz with 5pf load. Operating frequency up to 300MHz with 15pf

More information

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662 Data Sheet FEATURES ±15 kv ESD protection on input pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 2.5 ns maximum propagation delay 3.3 V power supply High impedance outputs

More information

NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package

NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package Description: The NTE74S188 Schottky PROM memory is organized in the popular 32 words by 8 bits configuration. A memory

More information

FAST CMOS 1-TO-10 CLOCK DRIVER

FAST CMOS 1-TO-10 CLOCK DRIVER Integrated Device Technology, Inc. FAST CMOS 1-TO-10 CLOCK DRIVER IDT54/74FCT807BT/CT FEATURES: 0.5 MICRON CMOS Technology Guaranteed low skew < 250ps (max.) Very low duty cycle distortion < 350ps (max.)

More information

FAST CMOS OCTAL LATCHED TRANSCEIVER

FAST CMOS OCTAL LATCHED TRANSCEIVER FAST CMOS OCTAL LATCHED TRANSCEIVER IDT74FCT543AT/CT FEATURES: A and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.) VOL = 0.

More information

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE) IT74FCT2374AT/CT FAST CMOS OCTAL REGISTER (3-STATE) FAST CMOS OCTAL REGISTER (3-STATE) INUSTRIAL TEMPERATURE RANGE IT74FCT2374AT/CT FEATURES: A and C grades Low input and output leakage 1µA (max.) CMOS

More information

FAST CMOS 20-BIT BUFFERS

FAST CMOS 20-BIT BUFFERS FAST CMOS 20-BIT BUFFERS IDT54/74FCT16827AT/BT/CT/ET IDT54/74FCT162827AT/BT/CT/ET Integrated Device Technology, Inc. FEATURES: Common features: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement

More information

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663 Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663 FEATURES ±15 kv ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential

More information

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =

More information

FAST CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS 16-BIT REGISTER (3-STATE) FAST CMOS 16-BIT REGISTER (3-STATE) IDT54/74FCT16374T/AT/CT/ET IDT54/74FCT162374T/AT/CT/ET Integrated Device Technology, Inc. FEATURES: Common features: 0.5 MICRON CMOS Technology High-speed, low-power

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD U74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/ DEMULTIPLEXER UNISONIC TECHNOLOGIES CO., LTD CMOS IC DESCRIPTION The U74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 LOW POR CMOS STATIC RAM FEATURES Access time: 45, 70 ns Low active power: 200 mw (typical) Low standby power 250 µw (typical) CMOS standby 28 mw (typical) TTL standby Fully static operation: no

More information

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1.

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1. Integrated Circuit Systems, Inc. ICSSSTV32852 DDR 24-Bit to 48-Bit Registered Buffer Recommended Application: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93V857 or ICS95V857 SSTL_2

More information

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS TBPAL22V-C HGH-PERFORMANCE MPACT-X PROGRAMMABLE ARRAY LOGC CRCUTS Second-Generation PLD Architecture High-Performance Operation: f max (External Feedback)... 7 MHz Propagation Delay... ns Max ncreased

More information

TIBPAL22V10-20M HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

TIBPAL22V10-20M HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS TBPALV-M HGH-PERFORMANCE MPACT-X PROGRAMMABLE ARRAY LOGC CRCUTS Second-Generation PLD Architecture High-Performance Operation: f max (External Feedback)... 33.3 MHz Propagation Delay... ns Max ncreased

More information

512 x 8 Registered PROM

512 x 8 Registered PROM 512 x 8 Registered PROM Features CMOS for optimum speed/power High speed 25 ns address set-up 12 ns clock to output Low power 495 mw (Commercial) 660 mw (Military) Synchronous and asynchronous output enables

More information

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR 16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR IDT7210L Integrated Device Technology, Inc. FEATURES: 16 x 16 parallel multiplier-accumulator with selectable accumulation and subtraction High-speed: 20ns

More information

IDT54/74FCT16374AT/CT/ET

IDT54/74FCT16374AT/CT/ET FAST CMOS 16-BIT REGISTER (3-STATE) IDT54/74FCT16374AT/CT/ET FEATURES: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tsk(o) (Output Skew) < 250ps Low input

More information

IDT54/74FCT162244T/AT/CT/ET

IDT54/74FCT162244T/AT/CT/ET FAST CMOS 16-BIT BUFFER/LINE DRIVER IDT54/74FCT162244T/AT/CT/ET FEATURES: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tsk(o) (Output Skew) < 250ps Low input

More information

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR FAST CMOS 16-BIT BIDIRECTIONAL 3. TO 5V TRANSLATOR FAST CMOS 16-BIT BIDIRECTIONAL 3. TO 5V TRANSLATOR IDT74FCT164245T FEATURES: 0.5 MICRON CMOS Technology Bidirectional interface between 3. and 5V buses

More information

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin

More information

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications

More information

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 100 ps channel-to-channel

More information

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic

More information

128K (16K x 8-Bit) CMOS EPROM

128K (16K x 8-Bit) CMOS EPROM 1CY 27C1 28 fax id: 3011 CY27C128 128K (16K x 8-Bit) CMOS EPROM Features Wide speed range 45 ns to 200 ns (commercial and military) Low power 248 mw (commercial) 303 mw (military) Low standby power Less

More information

IDT54/74FCT16240AT/CT/ET

IDT54/74FCT16240AT/CT/ET FAST CMOS 16-BIT BUFFER/LINE DRIVER IDT54/74FCT16240AT/CT/ET FEATURES: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tsk(o) (Output Skew) < 250ps Low input

More information

XC95144XV High-Performance CPLD R JTAG Port 1 3 JTAG Controller In-System Programming Controller Block 1 1 to /GCK /GSR /GTS Blocks FastCONNECT

XC95144XV High-Performance CPLD R JTAG Port 1 3 JTAG Controller In-System Programming Controller Block 1 1 to /GCK /GSR /GTS Blocks FastCONNECT 0 XC95144XV High-Performance CPLD DS051 (v2.2) August 27, 2001 0 1 Advance Product Specification Features 144 macrocells with 3,200 usable gates Available in small footprint packages - 100-pin TQFP (81

More information

PRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating

PRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating 1CY 7C10 6A Features High speed t AA = 12 ns CMOS for optimum speed/power Low active power 910 mw Low standby power 275 mw 2.0V data retention (optional) 100 µw Automatic power-down when deselected TTL-compatible

More information

CBTS3306 Dual bus switch with Schottky diode clamping

CBTS3306 Dual bus switch with Schottky diode clamping INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 128K x 8 LOW POR CMOS STATIC RAM DECEMBER 2003 FEATURES High-speed access time: 35, 70 ns Low active power: 450 mw (typical) Low standby power: 150 µw (typical) CMOS standby Output Enable (OE) and two

More information

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997 Converts TTL Voltage Levels to MOS Levels High Sink-Current Capability Clamping Diodes Simplify System Design Open-Collector Driver for Indicator Lamps and Relays s Fully Compatible With Most TTL Circuits

More information

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch PI5C3384 PI5C3384C 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power (0.2μA typical)

More information

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance

More information

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS Independent Asychronous Inputs and Outputs 16 Words by 5 Bits DC to 10-MHz Rate 3-State Outputs Packaged in Standard Plastic 300-mil DIPs description This 80-bit active-element memory is a monolithic Schottky-clamped

More information

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry

More information

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink

More information

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT 32K x 8 LOW VOLTAGE CMOS STATIC RAM June 2005 FEATURES High-speed access times: -- 8, 10, 12, 15 ns Automatic power-down when chip is deselected CMOS low power operation -- 345 mw (max.) operating -- 7

More information

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =

More information

DS Tap High Speed Silicon Delay Line

DS Tap High Speed Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Five delayed clock phases per input Precise tap-to-tap nominal delay tolerances of ±0.75 and ±1 ns Input-to-tap 1 delay of 5 ns Nominal Delay tolerances

More information

2K x 8 Reprogrammable PROM

2K x 8 Reprogrammable PROM 1CY 7C29 2A CY7C291A Features Windowed for reprogrammability CMOS for optimum speed/power High speed 20 ns (commercial) 25 ns (military) Low power 660 mw (commercial and military) Low standby power 220

More information

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Options Include Plastic

More information

KEY FEATURES. Immune to Latch-UP Fast Programming. ESD Protection Exceeds 2000 V Asynchronous Output Enable GENERAL DESCRIPTION TOP VIEW A 10

KEY FEATURES. Immune to Latch-UP Fast Programming. ESD Protection Exceeds 2000 V Asynchronous Output Enable GENERAL DESCRIPTION TOP VIEW A 10 HIGH-SPEED 2K x 8 REGISTERED CMOS PROM/RPROM KEY FEATURES Ultra-Fast Access Time DESC SMD Nos. 5962-88735/5962-87529 25 ns Setup Pin Compatible with AM27S45 and 12 ns Clock to Output CY7C245 Low Power

More information

SSTVN bit 1:2 SSTL_2 registered buffer for DDR

SSTVN bit 1:2 SSTL_2 registered buffer for DDR INTEGRATED CIRCUITS 2004 Jul 15 Philips Semiconductors FEATURES Stub-series terminated logic for 2.5 V V DD (SSTL_2) Designed for PC1600 PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications Pin and function

More information

FAST CMOS 16-BIT REGISTER (3-STATE)

FAST CMOS 16-BIT REGISTER (3-STATE) FAST CMOS 16-BIT REGISTER (3-STATE) IDT74FCT16374AT/CT/ET FEATURES: 0.5 MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tsk(o) (Output Skew) < 250ps Low input and

More information

14-Bit Registered Buffer PC2700-/PC3200-Compliant

14-Bit Registered Buffer PC2700-/PC3200-Compliant 14-Bit Registered Buffer PC2700-/PC3200-Compliant Features Differential Clock Inputs up to 280 MHz Supports LVTTL switching levels on the RESET pin Output drivers have controlled edge rates, so no external

More information