A Flying-Domain DC-DC Converter Powering a Cortex-M0 Processor with 90.8% Efficiency

Size: px
Start display at page:

Download "A Flying-Domain DC-DC Converter Powering a Cortex-M0 Processor with 90.8% Efficiency"

Transcription

1 A Flying-Domain DC-DC Converter Powering a Cortex-M0 Processor with 90.8% Efficiency Loai G. Salem, John G. Louie, and Patrick P. Mercier University of California, San Diego ISSCC 2016

2 Independent supply for each module for per-block power management PCB SoC DSP I/O Anal og/ RF PLL Video H/W accele rators Memory Digital core1 Digital core2 Digital coren Large PCB area (1.8V) (1.5V) Voltage Regulator (1.1V) (0.9V) (0.7V) 2 of 24

3 Bring the off-chip s into the chip for lower cost Digital cores Ø Lower PCB area & product form-factor Ø Lower BOM & I/O number Mem. Battery H/W accele rators SoC Requires high density converters PCB DSP I/O Analog /RF Goal of this work: Realize a high density converter with high ɳ 3 of 24

4 New Class of DC-DC converters: Flying Power Domain Power Domain Interfacing Level Shifters All Digital Bang-Bang Control Measurement Results Summary 4 of 24

5 Converter clock Divide by 2 SC 5 of 24

6 How to get rid of the area-consuming cap Cf? Switch the load itself instead of the cap Load Cf consumes > 99% of the converter area 2-phase switched network KVL equations enforces V LOAD = V BAT /2 6 of 24

7 How to implement? Use 4 power switches to fly the load itself Switched Capacitor Switched Load (Flying Domain) Get rid of Cf > 100 area reduction 7 of 24

8 Thevenin equivalent model 2:1 Switched Capacitor f sw 8 of 24

9 f sw ½ CΔV 2 9 of 24

10 10 of 24

11 How to interface with I/O? Inputs: require fixed-domain to flying-domain shifting Outputs: require flying-domain to fixed-domain shifting 11 of 24

12 Fixed Domain 2V 1V (1V) Requires f sampling > 2f signal A continuous shifter is available for faster signals; see paper 12 of 24

13 Q = D Q = Q old 13 of 24

14 Fly the input terminals of the 2:1 cell through the switches of a 2 nd FD converter: 4:1 FD converter f CLK[1] = f CLK[0] /2 for valid steady state Salem & Mercier, VLSI 15 CLK[1] 4:1 FD Converter CLK[0] 1 st flying power domain 2 nd flying power domain 14 of 24

15 Load voltage is observable through V o Observable in both ratio settings Easy to perform Freq. Modulation + - V DD 15 of 24

16 Load voltage is observable through V o of converter Scales switching parasitics with load current for high light-load η 12 of 24

17 Tech. V IN 0.18µm SOI 0.4-3V 1.95mm 2 17 of 24

18 ɳ increases at light loads (no charge-sharing loss) Model < 0.4% 18 of 24

19 Freq. error < 2% for V OSC = 0.4-to-1.5V at ɳ = 96% 19 of 24

20 Flying the entire 1.95mm 2 µp: ɳ = 90.8% at (I µp =3.63mA, V BAT =3V), while running a checksum program at 1MHz Outputs after flying to fixed shifters 20 of 24

21 Sudden I L step: 21.8µA 1mA response time ~ 330ns, 50mV p-p 21 of 24

22 Peak efficiency vs. power density 3.71W/mm 2 22 of 24

23 Peak efficiency vs. power density 2 Flying Domain: High power density without exotic or scaled CMOS 23 of 24

24 A new class of DC-DC converters, flying-domain Load is directly switched, instead of a passive, in a 2:1 topology, increasing power density Requires SOI & doesn t eliminate C out SSL elimination Cf elimination High high Power density 24 of 24

Fully Integrated Switched-Capacitor DC-DC Conversion

Fully Integrated Switched-Capacitor DC-DC Conversion Fully Integrated Switched-Capacitor DC-DC Conversion Elad Alon In collaboration with Hanh-Phuc Le, Seth Sanders Berkeley Wireless Research Center University of California, Berkeley Multi-Core Chips Are

More information

The Road to Integrated Power Conversion via the Switched Capacitor Approach. Prof. Seth Sanders EECS Department, UC Berkeley

The Road to Integrated Power Conversion via the Switched Capacitor Approach. Prof. Seth Sanders EECS Department, UC Berkeley The Road to Integrated Power Conversion via the Switched Capacitor Approach Prof. Seth Sanders EECS Department, UC Berkeley 1 Integrated Power Integration has benefits: Reduce passives -> save board real

More information

Integrated Power Management with Switched-Capacitor DC-DC Converters

Integrated Power Management with Switched-Capacitor DC-DC Converters Integrated Power Management with Switched-Capacitor DC-DC Converters Hanh-Phuc Le, Michael Seeman, Vincent Ng., Mervin John Prof. Seth Sanders and Prof. Elad Alon UC Berkeley, California p.1 Integration

More information

TO ENABLE an energy-efficient operation of many-core

TO ENABLE an energy-efficient operation of many-core 1654 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 65, NO. 11, NOVEMBER 2018 2/3 and 1/2 Reconfigurable Switched Capacitor DC DC Converter With 92.9% Efficiency at 62 mw/mm 2 Using

More information

Deep Trench Capacitors for Switched Capacitor Voltage Converters

Deep Trench Capacitors for Switched Capacitor Voltage Converters Deep Trench Capacitors for Switched Capacitor Voltage Converters Jae-sun Seo, Albert Young, Robert Montoye, Leland Chang IBM T. J. Watson Research Center 3 rd International Workshop for Power Supply on

More information

The importance of fully-integrated CMOS: Cost-Effective Integrated DC-DC Converters

The importance of fully-integrated CMOS: Cost-Effective Integrated DC-DC Converters The importance of fully-integrated CMOS: Cost-Effective Integrated DC-DC Converters Hans Meyvaert Tom Van Breussegem Hagen Marien Dr. Mike Wens Prof. Dr. Michiel Steyaert Overview Introduction DC-DC converters

More information

What About Switched Capacitor Converters?

What About Switched Capacitor Converters? What About Switched Capacitor Converters? Grad Students: Michael Seeman, Vincent Ng, and Hanh-Phuc Le Profs. Seth Sanders and Elad Alon EECS Department, UC Berkeley Switched Capacitor Power Converters

More information

A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping

A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping Jie Gu, Hanyong Eom and Chris H. Kim Department of Electrical and Computer Engineering University of Minnesota, Minneapolis

More information

Switched-Capacitor Converters: Big & Small. Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010

Switched-Capacitor Converters: Big & Small. Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010 Switched-Capacitor Converters: Big & Small Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010 Outline Problem & motivation Applications for SC converters Switched-capacitor fundamentals Power

More information

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Triple boundary multiphase with predictive interleaving technique for switched capacitor DC-DC converter

More information

DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE

DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE Journal of Engineering Science and Technology Vol. 12, No. 12 (2017) 3344-3357 School of Engineering, Taylor s University DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE

More information

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016 FD-SOI FOR RF IC DESIGN SITRI LETI Workshop Mercier Eric 08 september 2016 UTBB 28 nm FD-SOI : RF DIRECT BENEFITS (1/2) 3 back-end options available Routing possible on the AluCap level no restriction

More information

Measurement Results for a High Throughput MCM

Measurement Results for a High Throughput MCM Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System

More information

Converter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.

Converter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof. A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of

More information

SiNANO-NEREID Workshop:

SiNANO-NEREID Workshop: SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates

More information

A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications

A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of

More information

Digital Receiver Experiment or Reality. Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008

Digital Receiver Experiment or Reality. Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008 Digital Receiver Experiment or Reality Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008 Contents Definition of a Digital Receiver. Advantages of using digital receiver techniques.

More information

Digital PWM IC Control Technology and Issues

Digital PWM IC Control Technology and Issues Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders (sanders@eecs.berkeley.edu) Angel V. Peterchev Jinwen Xiao Jianhui Zhang EECS Department University of California, Berkeley Digital Control

More information

Analysis and Optimization of CMOS Switched-Capacitor Converters

Analysis and Optimization of CMOS Switched-Capacitor Converters Analysis and Optimization of CMOS Switched-Capacitor Converters Visvesh S. Sathe Department of Electrical Engineering, University of Washington Seattle, Washington Email: sathe@uw.edu Jae-sun Seo School

More information

Optimization of a Multi-Target Voltages Switched Capacitor Converter

Optimization of a Multi-Target Voltages Switched Capacitor Converter Optimization of a Multi-Target Voltages Switched Capacitor Converter Natan Krihely, Sam Ben-Yaakov, and Alexander Fish Department of Electrical and Computer Engineering Ben-Gurion University of the Negev

More information

Design Techniques for Fully Integrated Switched- Capacitor Voltage Regulators

Design Techniques for Fully Integrated Switched- Capacitor Voltage Regulators Design Techniques for Fully Integrated Switched- Capacitor Voltage Regulators Hanh-Phuc Le Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2015-21

More information

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven

More information

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Hot Topics and Cool Ideas in Scaled CMOS Analog Design Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,

More information

Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology

Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology Full-Custom Design Fractional Step-Down Charge Pump DC-DC Converter with Digital Control Implemented in 90nm CMOS Technology Jhon Ray M. Esic, Van Louven A. Buot, and Jefferson A. Hora Microelectronics

More information

CAD Tool for the optimization of Power Converters on Chip

CAD Tool for the optimization of Power Converters on Chip CAD Tool for the optimization of Power Converters on Chip Jesús A. Oliver, Pedro Alou and José A. Cobos Universidad Politécnica de Madrid 2 The need of an integrated multi-domain tool μc 3.4mm 16V-6V CHVin

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

Signal Integrity Design of TSV-Based 3D IC

Signal Integrity Design of TSV-Based 3D IC Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues

More information

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector Po-Han Peter Wang, Haowei Jiang, Li Gao, Pinar Sen, Young-Han Kim, Gabriel M. Rebeiz, Patrick P.

More information

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

Digital PWM IC Control Technology and Issues

Digital PWM IC Control Technology and Issues Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders Angel V. Peterchev Jinwen Xiao Jianhui Zhang Department of EECS University of California, Berkeley Digital Control Advantages implement

More information

AI Application Processing Requirements

AI Application Processing Requirements AI Application Processing Requirements 1 Low Medium High Sensor analysis Activity Recognition (motion sensors) Stress Analysis or Attention Analysis Audio & sound Speech Recognition Object detection Computer

More information

CAPLESS REGULATORS DEALING WITH LOAD TRANSIENT

CAPLESS REGULATORS DEALING WITH LOAD TRANSIENT CAPLESS REGULATORS DEALING WITH LOAD TRANSIENT 1. Introduction In the promising market of the Internet of Things (IoT), System-on-Chips (SoCs) are facing complexity challenges and stringent integration

More information

ECE 215 Lecture 8 Date:

ECE 215 Lecture 8 Date: ECE 215 Lecture 8 Date: 28.08.2017 Phase Shifter, AC bridge AC Circuits: Steady State Analysis Phase Shifter the circuit current I leads the applied voltage by some phase angle θ, where 0 < θ < 90 ο depending

More information

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance

More information

Lecture-44. EE5325 Power Management Integrated Circuits

Lecture-44. EE5325 Power Management Integrated Circuits ecture-44 EE5325 Power Management Integrated Circuits Dr. Qadeer Ahmad Khan Integrated Circuits and Systems Group Department of Electrical Engineering IIT Madras DC-DC Converter Wish ist High Power Density

More information

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology

More information

AIC1848 C+ 6 VIN 5 C FLY. Regulated 5V Output from 2.7V to 4.5V Input WLED series number: NSPW310BS, V F =3.6V, I F =20mA

AIC1848 C+ 6 VIN 5 C FLY. Regulated 5V Output from 2.7V to 4.5V Input WLED series number: NSPW310BS, V F =3.6V, I F =20mA FEATURES Regulated ±% Output Voltage Output Current: 00mA at V IN =.V Input Range:.7V to.5v No Inductors Required Very Low Shutdown Current:

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

C-MOS STEP-UP SWITCHING REGULATOR EQUIVALENT CIRCUIT

C-MOS STEP-UP SWITCHING REGULATOR EQUIVALENT CIRCUIT C-MOS STEP-UP SWITCHING REGULATOR GENERAL DESCRIPTION The NJU7262 series is a C-MOS step-up switching regulator which contains accurate voltage reference, error amplifier, CR oscillator, control circuit,

More information

Power Conditioning Electronics Dr. Lynn Fuller Webpage:

Power Conditioning Electronics Dr. Lynn Fuller Webpage: ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Power Conditioning Electronics Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:

More information

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute

More information

Low Noise, DC/DC Charge Pump Regulator

Low Noise, DC/DC Charge Pump Regulator Low Noise, DC/DC Charge Pump Regulator Description The is a low noise DC/DC charge pump regulator that produces a regulated output voltage from 2.7V to 4.5V input voltage. Low external parts count (one

More information

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Corporate Vice President, WW RnD & Technology Strategy 1 In the Beginning ewlb 2 Fan Out Packaging Emerges Introduction of Fan Out (ewlb) Marketed

More information

PE29102 Document Category: Product Specification

PE29102 Document Category: Product Specification Document Category: Product Specification UltraCMOS, 40 MHz Features High- and Low-side FET drivers Dead-time control Fast propagation delay, 9 ns Tri-state enable mode Sub-nanosecond rise and fall time

More information

Energy-Recovery CMOS Design

Energy-Recovery CMOS Design Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1 Outline

More information

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly

More information

l To emphasize the measurement issues l To develop in-depth understanding of noise n timing noise, phase noise in RF systems! n noise in converters!

l To emphasize the measurement issues l To develop in-depth understanding of noise n timing noise, phase noise in RF systems! n noise in converters! Purpose! Measurement Methods and Applications to High-Performance Timing Test! Mani Soma! Univ of Washington, Seattle! l To emphasize the measurement issues critical in high-frequency test! l To develop

More information

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS Sang-Min Yoo, Jeffrey Walling, Eum Chan Woo, David Allstot University of Washington, Seattle, WA Submission Highlight A fully-integrated

More information

FAN5602 Universal (Step-Up/Step-Down) Charge Pump Regulated DC/DC Converter

FAN5602 Universal (Step-Up/Step-Down) Charge Pump Regulated DC/DC Converter August 2009 FAN5602 Universal (Step-Up/Step-Down) Charge Pump Regulated DC/DC Converter Features Low-Noise, Constant-Frequency Operation at Heavy Load High-Efficiency, Pulse-Skip (PFM) Operation at Light

More information

SGM9154 Single Channel, Video Filter Driver for HD (1080p)

SGM9154 Single Channel, Video Filter Driver for HD (1080p) PRODUCT DESCRIPTION The SGM9154 video filter is intended to replace passive LC filters and drivers with an integrated device. The 6th-order channel offers High Definition (HDp) filter. The SGM9154 may

More information

Introduction to Operational Amplifiers

Introduction to Operational Amplifiers P. R. Nelson ECE 322 Fall 2012 p. 1/50 Introduction to Operational Amplifiers Phyllis R. Nelson prnelson@csupomona.edu Professor, Department of Electrical and Computer Engineering California State Polytechnic

More information

Low Skew CMOS PLL Clock Drivers

Low Skew CMOS PLL Clock Drivers Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide

More information

ISOlinear Architecture. Silicon Labs CMOS Isolator. Figure 1. ISOlinear Design Architecture. Table 1. Circuit Performance mv 0.

ISOlinear Architecture. Silicon Labs CMOS Isolator. Figure 1. ISOlinear Design Architecture. Table 1. Circuit Performance mv 0. ISOLATING ANALOG SIGNALS USING THE Si86XX CMOS ISOLATOR FAMILY. Introduction AN559 The ISOlinear reference design (Si86ISOLIN-KIT) provides galvanic isolation for analog signals over a frequency range

More information

The Technology Behind the World s Smallest 12V, 10A Voltage Regulator

The Technology Behind the World s Smallest 12V, 10A Voltage Regulator The Technology Behind the World s Smallest 12V, 10A Voltage Regulator A low profile voltage regulator achieving high power density and performance using a hybrid dc-dc converter topology Pradeep Shenoy,

More information

DESIGN OF A CHARGE PUMP-BASED BODY BIAS GENERATOR FOR FDSOI CIRCUITS A

DESIGN OF A CHARGE PUMP-BASED BODY BIAS GENERATOR FOR FDSOI CIRCUITS A DESIGN OF A CHARGE PUMP-BASED BODY BIAS GENERATOR FOR FDSOI CIRCUITS A Master's Thesis Submitted to the Faculty of the Escola Tècnica d'enginyeria de Telecomunicació de Barcelona Universitat Politècnica

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology Somnath Kundu and Chris H. Kim University of Minnesota Dept. of ECE 1 Presentation Outline Analog vs. digital Low DropOut

More information

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation Francesco Carrara 1, Calogero D. Presti 2,1, Fausto Pappalardo 1, and Giuseppe

More information

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 51, NO. 2, FEBRUARY

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 51, NO. 2, FEBRUARY IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 51, NO. 2, FEBRUARY 2016 543 A Successive-Approximation Switched-Capacitor DC DC Converter With Resolution of V IN /2 N for a Wide Range of Input and Output Voltages

More information

Lecture 17. Low Power Circuits and Power Delivery

Lecture 17. Low Power Circuits and Power Delivery Lecture 17 Low Power Circuits and Power Delivery Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2007 Ron Ho and Mark Horowitz w/ slides used from David Ayers 1 Power Delivery

More information

Analog Peak Detector and Derandomizer

Analog Peak Detector and Derandomizer Analog Peak Detector and Derandomizer G. De Geronimo, A. Kandasamy, P. O Connor Brookhaven National Laboratory IEEE Nuclear Sciences Symposium, San Diego November 7, 2001 Multichannel Readout Alternatives

More information

Controlling Input Ripple and Noise in Buck Converters

Controlling Input Ripple and Noise in Buck Converters Controlling Input Ripple and Noise in Buck Converters Using Basic Filtering Techniques, Designers Can Attenuate These Characteristics and Maximize Performance By Charles Coles, Advanced Analogic Technologies,

More information

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology 2009 IEEE Nuclear Science Symposium, Orlando, Florida, October 28 th 2009 Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch

More information

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters 0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta

More information

Power Amplifier Linearization using RF Pre-Distortion JUNE, 2012

Power Amplifier Linearization using RF Pre-Distortion JUNE, 2012 Power Amplifier Linearization using RF Pre-Distortion JUNE, 2012 1 PA Linearization Overview General principles Overview/Block Diagram of DPD and RFPD RFPAL System architecture & Implementation Predistortion

More information

Asynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014

Asynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially

More information

EEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis

EEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis EEC 216 Lecture #1: Ultra Low Voltage and Subthreshold Circuit Design Rajeevan Amirtharajah University of California, Davis Opportunities for Ultra Low Voltage Battery Operated and Mobile Systems Wireless

More information

AN-742 APPLICATION NOTE

AN-742 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION

More information

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Nima Sadeghi nimas@ece.ubc.ca Department of Electrical and Computer Engineering University

More information

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2

More information

Circuit For Mems Application

Circuit For Mems Application A Low Voltage To High Voltage Level Shifter Circuit For Mems Application The level converter is used as interface between low voltages to high voltage B.M. A low voltage to high voltage level shifter circuit

More information

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.

More information

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock

More information

LECTURE 4. Introduction to Power Electronics Circuit Topologies: The Big Three

LECTURE 4. Introduction to Power Electronics Circuit Topologies: The Big Three 1 LECTURE 4 Introduction to Power Electronics Circuit Topologies: The Big Three I. POWER ELECTRONICS CIRCUIT TOPOLOGIES A. OVERVIEW B. BUCK TOPOLOGY C. BOOST CIRCUIT D. BUCK - BOOST TOPOLOGY E. COMPARISION

More information

HA7210, HA kHz to 10MHz, Low Power Crystal Oscillator. Description. Features. Ordering Information. Applications. Typical Application Circuits

HA7210, HA kHz to 10MHz, Low Power Crystal Oscillator. Description. Features. Ordering Information. Applications. Typical Application Circuits SEMICONDUCTOR HA, HA November 99 khz to MHz, Low Power Crystal Oscillator Features Description Single Supply Operation at khz.......... V to V Operating Frequency Range........ khz to MHz Supply Current

More information

Digital Systems Power, Speed and Packages II CMPE 650

Digital Systems Power, Speed and Packages II CMPE 650 Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent

More information

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission

More information

On the Design of Single- Inductor Multiple- Output DC- DC Buck Converters

On the Design of Single- Inductor Multiple- Output DC- DC Buck Converters M. Belloni, E. Bonizzoni, F. Maloberti: "On the Design of Single-Inductor Multiple-Output DC-DC Buck Converters"; IEEE Int. Symposium on Circuits and Systems, ISCAS 2008, Seattle, 18-21 May 2008, pp. 3049-3052.

More information

EE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling

EE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders

More information

DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING

DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING 3 rd Int. Conf. CiiT, Molika, Dec.12-15, 2002 31 DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING M. Stojčev, G. Jovanović Faculty of Electronic Engineering, University of Niš Beogradska

More information

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN 5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros

More information

INVESTIGATION OF ZCS RESONANT-SWITCH DC-DC CONVERTER FOR FULLY MONOLITHIC IC IMPLEMENTATION

INVESTIGATION OF ZCS RESONANT-SWITCH DC-DC CONVERTER FOR FULLY MONOLITHIC IC IMPLEMENTATION INVESTIGATION OF ZCS RESONANT-SWITCH DC-DC CONVERTER FOR FULLY MONOLITHIC IC IMPLEMENTATION Tihomir Sashev Brusev, Petar Trifonov Goranov, Marin Hristov Hristov FETT, Technical University of Sofia, 8,

More information

Ultra-miniature, Low Power, kHz SMD MEMS Oscillator

Ultra-miniature, Low Power, kHz SMD MEMS Oscillator ESD Sensitive Moisture Sensitivity Level (MSL) 1 FEAURES: Ultra-miniature size: Supply Voltage: 1.5V to 3.63V Ultra-Low Current Consumption: 1.0µA typ.(no load) Frequency Stabilities include: ±75ppm over

More information

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.3 25.3 A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter K. Nair, R. Harjani University of Minnesota, Minneapolis, MN Analog-to-digital

More information

A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle

A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle Mo Zhang a), Syed Kamrul Islam b), and M. Rafiqul Haider c) Department of Electrical & Computer Engineering, University

More information

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting

More information

Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571

Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571 Application Report SLVA196 October 2004 Small, Dynamic Voltage Management Solution Based on Christophe Vaucourt and Markus Matzberger PMP Portable Power ABSTRACT As cellular phones and other portable electronics

More information

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V Divya Akella Kamakshi 1, Aatmesh Shrivastava 2, and Benton H. Calhoun 1 1 Dept. of Electrical Engineering, University of Virginia, Charlottesville,

More information

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No

More information

Signal Integrity Modeling and Measurement of TSV in 3D IC

Signal Integrity Modeling and Measurement of TSV in 3D IC Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel

More information

A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor

A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor José Tierno 1, A. Rylyakov 1, D. Friedman 1, A. Chen 2, A. Ciesla 2, T. Diemoz 2, G. English 2, D. Hui 2,

More information

SGM Channel PWM Dimming Charge Pump White LED Driver

SGM Channel PWM Dimming Charge Pump White LED Driver GENERAL DESCRIPTION The SGM3145 is a high performance white LED driver. It integrates current sources and automatic mode selection charge pump. The part maintains the high efficiency by utilizing a 1 /1.5

More information

EDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems

EDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems EDA Challenges for Low Power Design Anand Iyer, Cadence Design Systems Agenda Introduction ti LP techniques in detail Challenges to low power techniques Guidelines for choosing various techniques Why is

More information

Power-Supply Monitor with Reset

Power-Supply Monitor with Reset 9-036; Rev. 2; 2/05 Power-Supply Monitor with Reset General Description The provides a system reset during power-up, power-down, and brownout conditions. When falls below the reset threshold, goes low

More information

Decoupling capacitor uses and selection

Decoupling capacitor uses and selection Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail

More information

Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing

Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing Nestoras Tzartzanis and Bill Athas nestoras@isiedu, athas@isiedu http://wwwisiedu/acmos Information Sciences Institute

More information