A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity

Size: px
Start display at page:

Download "A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity"

Transcription

1 A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity Xiahan Zhou, Michael Sveiven, Drew A. Hall University of California, San Diego, La Jolla, CA, USA 1of 23

2 Motivation: Point-of-Care (PoC) Devices Centralized Laboratory Bulky instruments Professional personnel required Long turnaround time Point-of-Care Devices Small and portable Easy operation Near instant results NEED: Accurate and fast diagnostic tests 2of 23

3 Magnetic Immunoassay Magnetic sensor Human biological samples intrinsically lack magnetic background high sensitivity 3of 23

4 Giant Magnetoresistive (GMR) Sensor Problem: Wide dynamic range AFE is required to accommodate large R 0 /R sig Large baseline-to-signal ratio precludes high sensitivity detection 4of 23

5 Conventional MR AFE Architectures Problem: Sensor mismatch R limits sensitivity Problem: Fast transient signal requires fast-switching magnetic field and high speed ADC 5of 23

6 System Architecture Problems Large baseline/signal High speed ADC required Sensor mismatch Proposed Solutions Reference sensor Down-modulator in PGA HFIR in ADC 6of 23

7 Double Modulation Scheme Reference sensor rejects MR baseline 7of 23

8 Analog Front-End Built-in down modulator relaxes speed requirement on ADC 8of 23

9 Sensor Mismatch Sensor MR mismatch Residual baseline at DC Sensor R 0 mismatch Interference at f H Sensor mismatch increases ADC dynamic range requirement 9of 23

10 High Frequency Interference Rejection ADC applies HP feedforward method to realize a fast-settling LPF function 10 of 23

11 High Frequency Interference Rejection HFIR sampling technique rejects high frequency interference 11 of 23

12 PGA Implementation Switches remain closed after sensor selection for 100µs provide a low impedance path for fast settling Switches revert to duty-cycled mode afterwards provide large bias resistance for low noise 12 of 23

13 Fast Settling Duty-Cycle Resistor (DCR) Measured transient waveforms Fast settling DCR reduces the settling time by of 23

14 Incremental Σ ADC OSR: 10,000 BW: 100 Hz 14 of 23

15 ADC Phase I C 4 samples signal at DC C 6 samples OTA offset 15 of 23

16 ADC Phase II φ scr and φ chop change at the beginning of Phase II Allow maximum time for settling 16 of 23

17 Die Photo and Power Breakdown TSMC 180nm CMOS process Total power: 1.39 mw 17 of 23

18 Measurement Results: ADC HFIR improves ADC DR significantly when sensor mismatch > 2% 18 of 23

19 Measurement Results: System The system achieves 0.98ppm (147μΩ) sensitivity with a readout time of 880ms 19 of 23

20 Measurement Results: BioAssay 20 of 23

21 Summary and Comparison The chip achieves 22.7 faster readout time, >7.8 lower baseline, and 2.3 lower power than other GMR sensor-based designs 21 of 23

22 Conclusion Magnetic sensors are a promising candidate for PoC biosensing; however they suffer form large baseline/signal and sensor mismatch To address this we: Used reference sensors to reduce baseline Designed an integrated down-modulator to relax the ADC bandwidth requirement Proposed a HFIR sampling technique to tolerate sensor mismatch Designed a fast settling duty-cycle resistor to improve readout time Result: A design that achieves sub-ppm sensitivity and tolerates 10% sensor mismatch 22 of 23

23 Acknowledgement This work was supported in part by Qualcomm, Inc. and the National Science Foundation under grant No. ECCS The authors would like to thank MagArray, Inc. for providing the GMR sensors Thank you for your attention 23 of 23

A 2-in-1 Temperature and Humidity Sensor Achieving 62 fj K 2 and 0.83 pj (%RH) 2

A 2-in-1 Temperature and Humidity Sensor Achieving 62 fj K 2 and 0.83 pj (%RH) 2 Session 22 Sensors and Integration A 2-in-1 Temperature and Humidity Sensor Achieving 62 fj K 2 and 0.83 pj (%RH) 2 Haowei Jiang, Chih-Cheng Huang, Matthew Chan, and Drew A. Hall University of California,

More information

A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL

A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL Chung-Lun Hsu and Drew A. Hall University of California, San Diego, La Jolla, CA, USA International Solid-State Circuits Conference

More information

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Session 11 - CMOS Biochips and Bioelectronics A 16 20 Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Chung-Lun Hsu *, Alexander Sun *, Yunting Zhao *, Eliah Aronoff-Spencer

More information

Integrated Microsystems Laboratory. Franco Maloberti

Integrated Microsystems Laboratory. Franco Maloberti University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art

More information

Session 11 CMOS Biochips and Bioelectronics A Sub-1 µw Multiparameter Injectable BioMote for Continuous Alcohol Monitoring

Session 11 CMOS Biochips and Bioelectronics A Sub-1 µw Multiparameter Injectable BioMote for Continuous Alcohol Monitoring Session 11 CMOS Biochips and Bioelectronics A Sub-1 µw Multiparameter Injectable BioMote for Continuous Alcohol Monitoring Haowei Jiang, Xiahan Zhou, Saurabh Kulkarni, Michael Uranian, Rajesh Seenivasan,

More information

Lecture 10: Accelerometers (Part I)

Lecture 10: Accelerometers (Part I) Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality

More information

Summary 185. Chapter 4

Summary 185. Chapter 4 Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,

More information

Selecting and Using High-Precision Digital-to-Analog Converters

Selecting and Using High-Precision Digital-to-Analog Converters Selecting and Using High-Precision Digital-to-Analog Converters Chad Steward DAC Design Section Leader Linear Technology Corporation Many applications, including precision instrumentation, industrial automation,

More information

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC. ALD276A/ALD276B ALD276 DUAL ULTRA MICROPOWER RAILTORAIL CMOS OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD276 is a dual monolithic CMOS micropower high slewrate operational

More information

A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction

A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction Somok Mondal 1, Chung-Lun Hsu 1, Roozbeh Jafari 2, Drew Hall 1 1 University of California, San Diego 2 Texas

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background

More information

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector Po-Han Peter Wang, Haowei Jiang, Li Gao, Pinar Sen, Young-Han Kim, Gabriel M. Rebeiz, Patrick P.

More information

An ECG Chopper Amplifier Achieving 0.92 NEF and 0.85 PEF with AC-coupled Inverter-Stacking for Noise Efficiency Enhancement

An ECG Chopper Amplifier Achieving 0.92 NEF and 0.85 PEF with AC-coupled Inverter-Stacking for Noise Efficiency Enhancement An ECG Chopper Amplifier Achieving 0.92 NEF and 0.85 PEF with AC-coupled Inverter-Stacking for Noise Efficiency Enhancement Somok Mondal and Drew A. Hall University of California, San Diego Outline Motivation

More information

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion

More information

Analog and RF circuit techniques in nanometer CMOS

Analog and RF circuit techniques in nanometer CMOS Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer

More information

Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson

Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design

More information

Receiver Architecture

Receiver Architecture Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver

More information

A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting

A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting Toshihiro Konishi, Koh Tsuruda, Shintaro Izumi, Hyeokjong Lee, Hidehiro Fujiwara, Takashi Takeuchi, Hiroshi Kawaguchi, and Masahiko

More information

Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices

Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices Bassem Ibrahim*, Drew A. Hall, Roozbeh Jafari* * Embedded Signal Processing (ESP) Lab, Texas A&M University, TX, USA BioSensors

More information

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

V d = 1 if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation A low voltage CMOS Pulse Duration Modulator Meena Ramani,Ashok Verma, Dr. John G Harris Dept. of Electrical & Computer Engineering University of Florida, Gainesville, FL 32611, USA Email: meena@cnel.ufl.edu,

More information

Delta-Sigma Digital Current Sensor Based On GMR

Delta-Sigma Digital Current Sensor Based On GMR Journal of Physics: Conference Series Delta-Sigma Digital Current Sensor Based On GMR To cite this article: Zhili Wang et al 2011 J. Phys.: Conf. Ser. 263 012009 View the article online for updates and

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

A Mostly Digital Variable-Rate Continuous- Time ADC Modulator

A Mostly Digital Variable-Rate Continuous- Time ADC Modulator A Mostly Digital Variable-Rate Continuous- Time ADC Modulator Gerry Taylor 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 Analog Devices, San Diego, CA INTEGRATED SIGNAL PROCESSING

More information

Improved SNR Integrator Design with Feedback Compensation for Modulator

Improved SNR Integrator Design with Feedback Compensation for Modulator Improved SNR Integrator Design with Feedback Compensation for Modulator 1 Varun Mishra, 2 Abhishek Bora, 3 Vishal Ramola 1 M.Tech Student, 2 M.Tech Student, 3 Assistant Professor 1 VLSI Design, 1 Faculty

More information

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined

More information

LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS. Alireza Nilchi

LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS. Alireza Nilchi LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS by Alireza Nilchi A thesis submitted in conformity with the requirements for the degree of Doctor of Philosophy Graduate Department of Electrical

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last

More information

Application Note 80. July How to Use the World s Smallest 24-Bit No Latency Delta-Sigma TM ADC to its Fullest Potential AN80-1

Application Note 80. July How to Use the World s Smallest 24-Bit No Latency Delta-Sigma TM ADC to its Fullest Potential AN80-1 July 1999 How to Use the World s Smallest 24-Bit No Latency Delta-Sigma TM ADC to its Fullest Potential Frequently Asked Questions About Delta-Sigma ADCs and the LTC2400 By Michael K. Mayes Linear Technology

More information

High resolution measurements The differential approach

High resolution measurements The differential approach Electrical characterisation of nanoscale samples & biochemical interfaces: methods and electronic instrumentation High resolution measurements The differential approach Giorgio Ferrari Dipartimento di

More information

A 2.5 V 109 db DR ADC for Audio Application

A 2.5 V 109 db DR ADC for Audio Application 276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma

More information

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury Garren Boggs, Hua Chen, Sridhar Sivapurapu ECE 6414 Final Presentation Outline Motivation System Overview Analog Front

More information

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters

More information

A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS

A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband

More information

EPAD OPERATIONAL AMPLIFIER

EPAD OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC. ALD1722E/ALD1722 EPAD OPERATIONAL AMPLIFIER KEY FEATURES EPAD ( Electrically Programmable Analog Device) User programmable V OS trimmer Computer-assisted trimming Rail-to-rail

More information

Redefining high resolution and low noise in Delta-Sigma ADC applications

Redefining high resolution and low noise in Delta-Sigma ADC applications Redefining high resolution and low noise in Delta-Sigma ADC applications Agenda Redefining high resolution and low noise in Delta-Sigma ADC applications How do Precision Delta-Sigma (ΔΣ) ADCs work? Introduction

More information

PART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK

PART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK 19-4788; Rev 1; 6/99 8th-Order, Lowpass, Bessel, General Description The / 8th-order, lowpass, Bessel, switched-capacitor filters (SCFs) operate from a single +5 () or +3 () supply. These devices draw

More information

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC. ALD472A/ALD472B ALD472 QUAD 5V RAILTORAIL PRECISION OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD472 is a quad monolithic precision CMOS railtorail operational amplifier

More information

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication

More information

Precision in Practice Achieving the best results with precision Digital Multimeter measurements

Precision in Practice Achieving the best results with precision Digital Multimeter measurements Precision in Practice Achieving the best results with precision Digital Multimeter measurements Paul Roberts Fluke Precision Measurement Ltd. Abstract Digital multimeters are one of the most common measurement

More information

High Precision 10 V IC Reference AD581*

High Precision 10 V IC Reference AD581* a FEATURES Laser Trimmed to High Accuracy: 10.000 Volts 5 mv (L and U) Trimmed Temperature Coefficient: 5 ppm/ C max, 0 C to +70 C (L) 10 ppm/ C max, 55 C to +125 C (U) Excellent Long-Term Stability: 25

More information

Increasing Performance Requirements and Tightening Cost Constraints

Increasing Performance Requirements and Tightening Cost Constraints Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges

More information

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.976 High Speed Communication Circuits and Systems Spring 2003 Homework #4: Narrowband LNA s and Mixers

More information

A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique

A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with

More information

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture

More information

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP Noushin Ghaderi 1, Khayrollah Hadidi 2 and Bahar Barani 3 1 Faculty of Engineering, Shahrekord University, Shahrekord, Iran

More information

Digital PWM IC Control Technology and Issues

Digital PWM IC Control Technology and Issues Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders Angel V. Peterchev Jinwen Xiao Jianhui Zhang Department of EECS University of California, Berkeley Digital Control Advantages implement

More information

Techniques for Pixel Level Analog to Digital Conversion

Techniques for Pixel Level Analog to Digital Conversion Techniques for Level Analog to Digital Conversion Boyd Fowler, David Yang, and Abbas El Gamal Stanford University Aerosense 98 3360-1 1 Approaches to Integrating ADC with Image Sensor Chip Level Image

More information

CMOS High Speed A/D Converter Architectures

CMOS High Speed A/D Converter Architectures CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.

More information

A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton

A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING

More information

An Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis

An Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis An Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis Steve Tanner 1, Shafqat Ali 1, Mirjana Banjevic 1, Arash Arami 2, Kamiar Aminian 2,

More information

Isolated Interface Solutions for Industrial Sensor and Monitoring Applications

Isolated Interface Solutions for Industrial Sensor and Monitoring Applications The World Leader in High Performance Signal Processing Solutions Isolated Interface Solutions for Industrial Sensor and Monitoring Applications Michael Müller-Aulmann Applications Engineer icoupler Digital

More information

A 200nV/ Hz Noise PSD Signal-Conditioning Circuit with Sensor-Offset Cancellation

A 200nV/ Hz Noise PSD Signal-Conditioning Circuit with Sensor-Offset Cancellation 12th WSEAS International Conference on CICUITS, Heraklion, Greece, July 22-24, 2008 A 200nV/ Hz Noise PSD Signal-Conditioning Circuit with Sensor-Offset Cancellation HIOKAZU YOSHIZAWA 1, HIOYUKI SAITO

More information

A Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations

A Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations A Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations Ebrahim Abiri*, Mohammad Reza Salehi**, and Sara Mohammadalinejadi*** Department of Electrical

More information

A 0.18mm CMOS 10-6 lux Bioluminescence Detection System-on-Chip

A 0.18mm CMOS 10-6 lux Bioluminescence Detection System-on-Chip MP 12.3 A 0.18mm CMOS 10-6 lux Bioluminescence Detection System-on-Chip H. Eltoukhy, K. Salama, A. El Gamal, M. Ronaghi, R. Davis Stanford University Bio-sensor Applications Gene Expression Immunoassay

More information

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A

More information

9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements

9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements 9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements In consumer wireless, military communications, or radar, you face an ongoing bandwidth crunch in a spectrum that

More information

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The EUA2011A is a high efficiency, 2.5W mono class-d audio power amplifier. A new developed filterless PWM

More information

Frequency Domain UWB Multi-carrier Receiver

Frequency Domain UWB Multi-carrier Receiver Frequency Domain UWB Multi-carrier Receiver Long Bu, Joanne DeGroat, Steve Bibyk Electrical & Computer Engineering Ohio State University Research Purpose Explore UWB multi-carrier receiver architectures

More information

Model 310H Fast 800V Pulse Generator

Model 310H Fast 800V Pulse Generator KEY FEATURES Temperature Stability +/-5ppm 100 V to 800 V into 50 Ω

More information

Designing Interface Electronics for Smart Sensors

Designing Interface Electronics for Smart Sensors Designing Interface Electronics for Smart Sensors Kofi Makinwa Electronic Instrumentation Laboratory / DIMES Delft University of Technology Delft, The Netherlands Sensors are Everywhere! 2 World Sensor

More information

Digital Magnetic Sensors Based on Universal Frequency-to-Digital Converter (UFDC-1)

Digital Magnetic Sensors Based on Universal Frequency-to-Digital Converter (UFDC-1) Sensors & Transducers ISSN 1726-5479 2005 by IFSA http://www.sensorsportal.com Digital Magnetic Sensors Based on Universal Frequency-to-Digital Converter (UFDC-1) Sergey Y. YURISH Institute of Computer

More information

2. ADC Architectures and CMOS Circuits

2. ADC Architectures and CMOS Circuits /58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es

More information

Low-Power Pipelined ADC Design for Wireless LANs

Low-Power Pipelined ADC Design for Wireless LANs Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,

More information

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology.

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology. ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue1) Available online at: www.ijariit.com Design & Performance Analysis of Instrumentation Amplifier at Nanoscale Dr. M. Nizamuddin Assistant professor,

More information

2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC

2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC 2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC The following information is based on the technical data sheet: CS5521/23 DS317PP2 MAR 99 CS5522/24/28 DS265PP3 MAR 99 Please contact Cirrus Logic

More information

Design and Simulation of Low Dropout Regulator

Design and Simulation of Low Dropout Regulator Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,

More information

An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop Abstract: With increased levels of integration in modern system-on-chips, the coupling of supply noise in a phase locked

More information

Design of High Gain Low Voltage CMOS Comparator

Design of High Gain Low Voltage CMOS Comparator Design of High Gain Low Voltage CMOS Comparator Shahid Khan 1 1 Rustomjee Academy for Global Careers Abstract: Comparators used in most of the analog circuits like analog to digital converters, switching

More information

MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931.

MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931. General Description The integrated circuit is designed for interfacing Passive Infra Red (PIR) sensors with micro-controllers or processors. A single wire Data Out, Clock In (DOCI) interface is provided

More information

Not Recommended for New Designs

Not Recommended for New Designs Not Recommended for New Designs This product was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. The data sheet remains

More information

Lecture 2: Non-Ideal Amps and Op-Amps

Lecture 2: Non-Ideal Amps and Op-Amps Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance

More information

Pipeline vs. Sigma Delta ADC for Communications Applications

Pipeline vs. Sigma Delta ADC for Communications Applications Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key

More information

c 2013 MD. NAIMUL HASAN ALL RIGHTS RESERVED

c 2013 MD. NAIMUL HASAN ALL RIGHTS RESERVED c 2013 MD. NAIMUL HASAN ALL RIGHTS RESERVED A COMPACT LOW POWER BIO-SIGNAL AMPLIFIER WITH EXTENDED LINEAR OPERATION RANGE A Thesis Presented to The Graduate Faculty of The University of Akron In Partial

More information

MIT Wireless Gigabit Local Area Network WiGLAN

MIT Wireless Gigabit Local Area Network WiGLAN MIT Wireless Gigabit Local Area Network WiGLAN Charles G. Sodini Department of Electrical Engineering and Computer Science Room 39-527 Phone (617) 253-4938 E-Mail: sodini@mit.edu Sponsors: MARCO, SRC,

More information

Dual Passive Input Digital Isolator. Features. Applications

Dual Passive Input Digital Isolator. Features. Applications Dual Passive Input Digital Isolator Functional Diagram Each device in the dual channel IL611 consists of a coil, vertically isolated from a GMR Wheatstone bridge by a polymer dielectric layer. A magnetic

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell Advanced Analog Circuits Lecture 3 Switched-Capacitor Circuits Trevor Caldwell trevor.caldwell@analog.com Lecture Plan Date Lecture (Wednesday 2-4pm) Reference Homework 2017-01-11 1 MOD1 & MOD2 ST 2, 3,

More information

Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC

Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC WCAS2016 Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC Andrade, N.; Toledo, P.; Cordova, D.; Negreiros, M.; Dornelas, H.; Timbó, R.; Schmidt, A.; Klimach, H.; Frabris, E.

More information

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise

More information

AD779x Instrumentation Converters Frequently Asked Questions

AD779x Instrumentation Converters Frequently Asked Questions AD779x Instrumentation Converters Frequently Asked Questions General FAQs What are the advantages and disadvantages of -Δ ADCs? The penalty paid for the high resolution achievable with - technology has

More information

3. DAC Architectures and CMOS Circuits

3. DAC Architectures and CMOS Circuits 1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es

More information

A Duty-Cycle Controlled Variable-Gain Amplifier

A Duty-Cycle Controlled Variable-Gain Amplifier Noname manuscript No. (will be inserted by the editor) A Duty-Cycle Controlled Variable-Gain Amplifier the date of receipt and acceptance should be inserted later 0 Abstract In this paper, a variable-gain

More information

Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range

Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range By Colm Slattery and Mick McCarthy Introduction The need to measure signals with a wide dynamic range is quite common in the electronics

More information

Low Cost Instrumentation Amplifier AD622

Low Cost Instrumentation Amplifier AD622 a FEATURES Easy to Use Low Cost Solution Higher Performance than Two or Three Op Amp Design Unity Gain with No External Resistor Optional Gains with One External Resistor (Gain Range 2 to ) Wide Power

More information

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review Chapter 4 Vertex Qun Ouyang Nov.10 th, 2017Beijing Nov.10 h, 2017 CEPC detector CDR mini-review CEPC detector CDR mini-review Contents: 4 Vertex Detector 4.1 Performance Requirements and Detector Challenges

More information

RESIDUE AMPLIFIER PIPELINE ADC

RESIDUE AMPLIFIER PIPELINE ADC RESIDUE AMPLIFIER PIPELINE ADC A direct-conversion ADC designed only with Op-Amps Abstract This project explores the design of a type of direct-conversion ADC called a Residue Amplifier Pipeline ADC. Direct-conversion

More information

A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors

A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo

More information

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters 0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta

More information

Data Conversion Techniques (DAT115)

Data Conversion Techniques (DAT115) Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...

More information

Design of Pipeline Analog to Digital Converter

Design of Pipeline Analog to Digital Converter Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology

More information

Power Reduction in RF

Power Reduction in RF Power Reduction in RF SoC Architecture using MEMS Eric Mercier 1 RF domain overview Technologies Piezoelectric materials Acoustic systems Ferroelectric materials Meta materials Magnetic materials RF MEMS

More information

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP.

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP. SPECIFICATIONS (@ V IN = 15 V and 25 C unless otherwise noted.) Model AD584J AD584K AD584L Min Typ Max Min Typ Max Min Typ Max Unit OUTPUT VOLTAGE TOLERANCE Maximum Error 1 for Nominal Outputs of: 10.000

More information

8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820

8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820 8-Bit, high-speed, µp-compatible A/D converter with DESCRIPTION By using a half-flash conversion technique, the 8-bit CMOS A/D offers a 1.5µs conversion time while dissipating a maximum 75mW of power.

More information

Jitter Specifications for 1000Base-T

Jitter Specifications for 1000Base-T Jitter Specifications for 1000Base-T Oscar Agazzi, Mehdi Hatamian, Henry Samueli Broadcom Corp. 16251 Laguna Canyon Rd. Irvine, CA 92618 714-450-8700 Jitter Issues in Echo Canceller Based Systems Jitter

More information

2011/12 Cellular IC design RF, Analog, Mixed-Mode

2011/12 Cellular IC design RF, Analog, Mixed-Mode 2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page Summary Last

More information

Low Power Carbon Nanotube Chemical Sensor System

Low Power Carbon Nanotube Chemical Sensor System Low Power Carbon Nanotube Chemical Sensor System Taeg Sang Cho, Kyeong-Jae Lee, Jing Kong and Anantha Chandrakasan Massachusetts Institute of Technology CICC September 17 27 Outline Introduction Carbon

More information

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International

More information