A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors

Size: px
Start display at page:

Download "A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors"

Transcription

1 LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo b), Keita Yasutomi c), and Shoji Kawahito d) Research Institute of Electronics, Shizuoka University, Johoku, Nakaku, Hamamatsu, Shizuoka , Japan a) wang@idl.rie.shizuoka.ac.jp b) mwseo@idl.rie.shizuoka.ac.jp c) kyasu@idl.rie.shizuoka.ac.jp d) kawahito@idl.rie.shizuoka.ac.jp Abstract: A high-resolution column-parallel folding-integration/cyclic cascaded (FICC) ADC with a pre-charging technique for CMOS image sensors is presented in this paper. To achieve high-resolution data conversion with multiple sampling, a pre-charging technique is applied to the sampling circuits of the FICC ADC to reduce the influence of incomplete discharging of historical previous samples. This technique effectively reduces differential nonlinearity of the ADC. The prototype chip with 1504 columns FICC ADC array has been implemented and fabricated in 110 nm CMOS technology. The measured DNL of column-parallel FICC ADC with 128 times multiple sampling is 1/4.73 LSBs in sampling speed of 13 KS/s and 19-bit resolution. Keywords: CMOS image sensors, column-parallel ADCs, folding-integration ADC, cyclic ADC, high-resolution, pre-charge technique Classification: Integrated circuits References [1] S. Yoshihara, et al.: A 1/1.8-inch 6.4 Mpixel 60 frame/s CMOS image sensor with seamless mode change, IEEE J. Solid-State Circuits 41 (2006) 2998 (DOI: /JSSC ). [2] S. Okura, et al.: A 3.7 M-Pixel 1300-fps CMOS image sensor with 5.0 G-Pixel/s high-speed readout circuit, IEEE J. Solid-State Circuits 50 (2015) 1016 (DOI: /JSSC ). [3] S. Matsuo, et al.: 8.9-Megapixel video image sensor with 14-b columnparallel SA-ADC, IEEE Trans. Electron Devices 56 (2009) 2380 (DOI: /TED ). [4] R. Funatsu, et al.: 133 Mpixel 60 fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs, ISSCC Dig. Tech. Papers 1

2 (2015) 112 (DOI: /ISSCC ). [5] J. H. Park, et al.: A high-speed low-noise CMOS image sensor with 13-b column-parallel single-ended cyclic ADCs, IEEE Trans. Electron Devices 56 (2009) 2414 (DOI: /TED ). [6] K. Kitamura, et al.: A 33-Megapixel 120-frame-per-second 2.5-Watt CMOS image sensor with column-parallel two-stage cyclic analog-to-digital converters, IEEE Trans. Electron Devices 59 (2012) 3426 (DOI: /TED ). [7] Y. Chae, et al.: A 2.1 M Pixels, 120 Frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture, IEEE J. Solid-State Circuits 46 (2011) 236 (DOI: /JSSC ). [8] Y. Oike and A. E. Gamal: CMOS image sensor with per-column ΣΔ ADC and programmable compressed sensing, IEEE J. Solid-State Circuits 48 (2013) 318 (DOI: /JSSC ). [9] M. W. Seo, et al.: A low-noise high intrascene dynamic range CMOS image sensor with a 13 to 19 b variable-resolution column-parallel foldingintegration/cyclic ADC, IEEE J. Solid-State Circuits 47 (2012) 272 (DOI: /JSSC ). [10] J. Kim, et al.: A 14 b extended counting ADC implemented in a 24 MPixel APS-C CMOS image sensor, ISSCC Dig. Tech. Papers (2012) 390 (DOI: /ISSCC ). [11] F. Tang, et al.: Low-power CMOS image sensor based on column-parallel single-slope/sar quantization scheme, IEEE Trans. Electron Devices 60 (2013) 2561 (DOI: /TED ). [12] T. Arai, et al.: A 1.1 µm 33 Mpixel 240 fps 3D-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters, ISSCC Dig. Tech. Papers (2016) 126 (DOI: /ISSCC ). [13] P. Rombouts, et al.: A 13.5-b 1.2-V micropower extended counting A/D converter, IEEE J. Solid-State Circuits 36 (2001) 176 (DOI: / ). [14] T. Wang, et al.: A digital calibration technique for folding-integration/cyclic cascaded ADCs, IEEE proc. MWSCAS (2015) 41 (DOI: /MWSCAS ). [15] M. W. Seo, et al.: A 0.27e-rms read noise 220-µV/e-conversion gain resetgate-less CMOS image sensor with 0.11-µm CIS process, IEEE Electron Device Lett. 36 (2015) 1344 (DOI: /LED ). 1 Introduction CMOS image sensors (CISs) have a capability of high-speed low-noise readout due to integrated column-parallel ADCs. Various architectures of column-parallel ADCs are investigated and implemented for CISs, such as single-slope ADC [1, 2], successive approximation (SA) ADC [3, 4], cyclic ADC [5, 6], delta-sigma ADC [7, 8], folding-integration/cyclic cascaded (FICC) ADC [9, 10] and other hybrid ADCs [11, 12]. As low noise, high resolution and high speed are required simultaneously for CISs in scientific, industrial and medical applications, the FICC ADC with multiple-sampling capability is a superior qualified candidate compared with other architectures of ADCs. However, the multiple sampling of the FICC ADC requires high-speed response of the input sampling circuits in order to make the local linearity to be good enough for avoiding visible noises due to the 2

3 differential non-linearity (DNL) of the ADC. Since the high-speed response in the sampling circuits leads to the increase of power consumption of the analog circuits in the input stage, particularly, source-follower amplifiers in each pixel, novel techniques are required for a column-parallel ADC with better DNL while not increasing power consumption. In this paper, a FICC ADC architecture for an improved DNL is proposed. A pre-charging technique has been introduced in folding-integration (FI) operation to reduce the incomplete-settling related local non-linearity without increasing power consumption. A small DNL at 19-bit resolution is experimentally confirmed by the proposed FICC ADC integrated at the column of a CIS chip. The rest part of this paper is organized as follows. The principle of the precharging technique is described in section 2. Section 3 introduces the design of the FICC ADC with the pre-charging technique. Measurement results are shown in the section 4. Section 5 delivers conclusion. 2 Principle of the pre-charging technique in the FICC ADC The sampling and charge transfer phases of the conventional folding integration (FI) part of the FICC ADC are shown in Fig. 1 [9, 13]. V RH and V RL are reference voltages of 1-bit digital-to-analog converter (DAC). In the worst case, the sampling capacitor C S is set to V RL firstly by the DAC during the previous charge transfer phase when the previous 1-bit sub-adc output (Dði 1Þ) takes the code of 0 and then it has to be set to V RH when the present input signal takes the largest analog level, i.e., V RH. This case requires the largest settling time and introduces a settling error related to the previous 1-bit ADC code, if the sampling time is not sufficient. This code-dependent error causes the degradation of the local non-linearity (or differential non-linearity (DNL)), and global non-linearity (or integral non-linearity (INL)). In the application of the ADC for CMOS image sensors, the local nonlinearity (DNL) error is more important to be controlled to a small level so that the error does not cause additional noise. To address this issue, the pre-charging technique is proposed and implemented in the FI operation of FICC ADC. The principle of the pre-charging technique is described in Fig. 2. The conventional sampling of the FI operation is equivalent to the circuits shown in Fig. 2(a). The sampling capacitor has to be charged from full scale between V RL and V RH in the worst case, and on the other hand, no charging is required in the sampling capacitor for the best case. This difference causes a code-dependent non-linearity. In the FI operation with pre-charging, the initial voltage of the capacitor C before the input signal sampling is always pre-charged to the middle of the two reference levels, V RM, which is equal to ðv RH þ V RL Þ=2, independent of the previous digital code, as shown in Fig. 2(b). This technique has two advantages compared with the conventional FI operation. One is that the amplitude for charging of the sampling capacitor is halved compared to the worst case of the conventional FI operation, and the other is that the incomplete settling during the input signal sampling is independent of the digital code (1-bit ADC output) of the previous cycle of the FI operation. Therefore, the code-dependent error due to the incomplete settling during the input signal sampling does not occur any more. Furthermore, as 3

4 (a) (b) Fig. 1. Conventional sampling (a) and charge transfer (b) phases of FI operation. (a) (b) Fig. 2. Equivalent circuits of conventional FI operation (a) and proposed FI operation with pre-charge technique (b). described in the next section, this middle-level voltage is generated with the local switching circuits at the column instead of using additional reference generators and signal lines for pre-charging to V RM, resulting in very small time of precharging, few nanoseconds, which is good enough to keep the time budget of sampling period. 3 Architecture of the FICC ADC with the pre-charging technique Architecture of the FICC ADC with the pre-charging technique is shown in Fig. 3(a), which includes an analog core of switch-capacitor circuits, a 1/1.5-bit reconfigurable sub-adc for the FI/cyclic operation, respectively, logic block, digital counter for the FI operation, and register for the cyclic ADC operation. The m-bit most significant bits (MSBs) are generated from the FI operation after 2 m -times multiple sampling and counting, then n-bit least significant bits (LSBs) are generated from the cascaded cyclic ADC operation by further converting the final analog residue of the FI operation. The final digital code of the FICC ADC 4

5 (a) (b) Fig. 3. Schematic of proposed FICC ADC (a) and its analog core circuits (b). is (m þ n 1)-bit, where m ¼ 7 and n ¼ 13 in this design, considering the 1-bit redundancy of the FI operation. The detail of analog core circuits is shown in Fig. 3(b). The common levels, V CM D and V CM S are connected together outside of the column array to V CM which is the common level of the entire chip. Switches are implemented with CMOS switches and some of them are together with dummy transistors to reduce the charge injection. To perform half gain during the FI operation, two input capacitors C 1a and C 1b are set to the half of C 2 and C 1a ¼ C 1b ¼ 250 ff. The timing of the FICC ADC operation is illustrated in Fig. 4(a). The time of one conversion (1C) cycle is expressed as T 1C ¼ T FI þ T CYC : where T FI (¼ 68:2 µs) is the time for multiple sampling of the FI operation that also determines the sampling speed of the FICC ADC together with T CYC ¼ 8:8 µs, which yield a sampling speed of the FICC ADC of 13 KS/s. The behaviors of the FI operation with the pre-charging technique are shown in Fig. 4(b g). In the initial sampling phase, the first input signal, V INð0Þ, is sampled by the capacitor C 1a. Since the DAC takes V RL in the first two cycles of the FI operation, the capacitor C 1b samples V RH in phases of (b) and (c), independent of the 1-bit sub-adc code. Then both terminals of C 1a and C 1b are shorted together by switches of P SS and P 1 to perform the pre-charging within 10 ns and to generate V RM in phase (d). The charging for the second sampling of C 1a is starting from middle-level voltage, V RM, instead of V RH or V RL after the pre-charging in phase (e), which results in the acceleration of the sampling speed by half in the worst case. The voltage of top side (physically bottom plate side) of C 1b remains V RM before ð1þ 5

6 (a) (b) (c) (d) (e) (f) (g) Fig. 4. Timing of operation of FICC ADC (a) and its behaviors of FI operation with integrated pre-charge technique: initial sampling phase (b), the first charge-transfer phase (c), pre-charge phase (d), the second sampling phase (e), # of i-th charge transfer in case of D(i 1) = 0 (f ), and # of i-th charge-transfer in case of D(i 1) = 1 (g). setting to an updated value by the DAC. The operations of the charge transfer phase for the i-th cycle is shown in Fig. 4(f) and (g) for the cases of D(i 1) = 0 and D(i 1) = 1, respectively. To eliminate the code-dependent error due to the charge of the previous cycle, C 1b is pre-charged to V RH in the case of D(i 1) = 0 and V RL in the case of D(i 1) = 1. In the phase of Fig. 4(d) during ði þ 1Þ-th cycle, both terminals of C 1a and C 1b are shorted together again before the signal sampling phase, and the input sampling capacitor C 1a is surely pre-charged to V RM one more time, independent of starting from either phases of Fig. 4(f) or (g). In the following FI operations with the pre-charging, the cycle of Fig. 4(e), Fig. 4(f )/(g), 6

7 (a) (b) Fig. 5. Circuit schematic of the OTA (a), the comparator (b) for FICC ADC. and Fig. 4(d) is repeated by the next (2 m 2) times to perform the multiplesampling of FI operation for the FICC ADC. A single-stage telescopic OTA is employed in this design for the FICC ADC as shown in Fig. 5(a). To reduce the bias-voltage variation across large column array, the OTA is biased in local column except the one for a current source, V BN. The current consumption of the OTA is 52.6 µa. According to simulation results under 3.3 V analog power supply in the typical corner with 27 C, the OTA has the openloop DC gain of 78.7 db, unit-gain bandwidth (UGB) of 143 MHz with a 0.25 pf load capacitor, and phase margin of 52.9 degree. The OTA also has 1.4 V (0.9 V 2.3 V) output swing with the large DC gain of over 78 db. The comparator circuits are shown in Fig. 5(b). The static bias current for the first stage preamplifier is 1 µa. The sampling in the comparator is controlled by P CMPR.A regeneration strong-arm latch is followed as the second stage. 4 Simulation and measurement results The effectiveness of the proposed pre-charging technique for the 19-bit FICC ADC is verified by behavioral-level simulation firstly. The detail introduction of the model of the FICC ADC is described in [14]. The additional incomplete settling error and historical code dependent model, the principle of which has been described in previous section 2, have been added into the model of the FICC ADC to evaluate and simulate the effectiveness of the pre-charging technique. To observe the advantage of the pre-charging technique in simulation, a 0.1% of 7

8 (a) (b) Fig. 6. The simulated DNL results of 19-bit FICC ADC: (a) without pre-charging technique and (b) with pre-charging technique. Fig. 7. The photograph of prototype chip with 1504 columns ADC array. settling error is applied for calculation with pre-charging and without pre-charging technique. The simulated DNL results of 19-bit FICC ADC with and without precharging technique are shown in Fig. 6. The simulated DNL of the ADC without 8

9 pre-charging technique is 0:5=4:5 LSBs in 19-bit resolution as shown in Fig. 6(a). However, the simulated DNL of the 19-bit FICC ADC is reduced to 0:5=1:5 LSBs after applying the pre-charging technique as shown in Fig. 6(b). The simulation results show that the pre-charging technique is able to improve the local nonlinearity (DNL) of the FICC ADC by suppressing the memory effect from historical code dependency during high-speed operation with an incomplete settling error. In order to demonstrate the proposed FICC ADC, a prototype chip with 1504 column ADCs is implemented and fabricated in 110 nm CMOS technology as shown in Fig. 7. The column pitch is 5.6 µm for the FICC ADC. The area of the entire FICC ADC array is 2000 m 8600 m. The analog circuits are powersupplied with 3.3 V. The digital parts are power-supplied with 1.5 V. The static power consumption of the FICC ADC per column is µw. The entire FICC ADC array consumes 261 mw of static power in total. The control circuits of the FICC ADCs are globally distributed to each column ADC by digital buffers in the left side of array. Reference voltages of V CM, V RH and V RL are supplied from both left and right sides which are generated from off-chip circuits, where V CM ¼ V RH ¼ 2:0 V, and V RL ¼ 1:0 V in this measurement. Threshold voltages of sub- ADC for FI and cyclic operation are generated on-chip by resistor ladders which are also located in the left side of column circuits array. The evaluation of the linearity of the FICC ADC is based on the data from image sensor operation controlled by vertical and horizontal scanners since the ADC array is designed for CMOS image sensors. The testing ramp signal generated from function generator is connected to the common testing input node of the ADC array that connects all of testing inputs of each column-parallel FICC ADC together. The output data of the FICC ADC array is in the format of frame as working for images. The data of one row in one frame is the same sampled and converted digital results for one conversion from 1504 columns of the FICC ADC array. The calculation of the linearity of the specific number of column ADC has to be chosen among 1504 column matrix data. In order to capture large enough data amount to calculate the linearity of 19-bit FICC ADC, a large number of frame data has to be acquired during measurement. The measured linearity results including differential non-linearity (DNL) and integral non-linearity (INL) of the column FICC ADC are shown in Fig. 8. The analog range of the FICC ADC is limited to V due to the offsets of the OTA and comparator, while V RH V RL ¼ 1:0 V. This range corresponds to 95.5% of the digital code from 0 to 501,050 in 19 bits. It shows that the FICC ADC with precharging technique has a DNL within 1=4:73 LSBs under 13 KS/s sampling speed and 19-bit resolution with multiple sampling of 128 times resulting in 7-bit MSBs from the FI operation and 13-bit LSBs from the cyclic operation. The INL of the FICC ADC with 19-bit resolution is very large, which is 430=11;020 LSBs. The maximum INL of 11,020 LSBs corresponds to 2.1% of the full scale code (¼ 524;288). The large DNL error in the middle region is caused by the error of the comparator for 1-bit quantizer in FI ADC with 128 times of sampling and integration since the outputs of comparators in all of columns are frequently changed in the middle region. This frequent change introduces errors in the 9

10 Fig. 8. Measured linearity results of 19-bit FICC ADC with precharging technique. Fig. 9. Measured linearity results of 19-bit FICC ADC between digital code of ,600. comparator and integrator due to large switching noise from digital circuits and large sampling noise from reference voltages for DACs. In order to further examine the effectiveness of the proposed technique, the DNL and INL of the first 38.6% of ADC full scale [9000 2: ] are plotted as shown in Fig. 9, the maximum DNL and INL are less than 1=2:32 LSBs and 1200=196 LSBs, respectively. The maximum DNL of 2.32 LSBs corresponds to less than 4.4 µv as an analog bin. According to the typical conversion gain of 67 µv/e- for the case of a low-noise wide dynamic range image sensor [9], the error due to the ADC nonlinearity is less than 0.066e-. If the pixel has higher conversion gain like in [15], that is 220 µv/e-, the corresponding error due to the ADC nonlinearity can be less than 0.02e-. The maximum INL of 1,200 LSBs corresponds to 0.57% of the 38.6% of 19-bit full scale code (¼ 211;600). This global non-linearity is acceptable for the application for CMOS image sensors. Though the relatively large errors in the middle region of the ADC 10

11 Fig. 10. Measured column FPN in 1504 columns 19-bit FICC ADC array. code is left as a future subject to be solved, the very small DNL and acceptable INL have been demonstrated to verify the effectiveness of the FICC ADC with the precharging technique for the application of low noise, high sensitivity, and wide dynamic range CMOS image sensors. The performance of the column parallel FICC ADC with the pre-charging technique is summarized in the Table I. Since this ADC array is designed for applications of CMOS image sensors, the uniformity of the offset as the ADC array is also an important issue. The measured column fixed pattern noise (FPN) within 1504 columns of the 19-bit FICC ADC array is shown in Fig. 10. The peak-to-peak column FPN is less than 150 LSBs with 19-bit FICC ADC which is equal to % of overall variation. Table I. Performance of the FICC ADC CMOS Technology 110 nm CMOS Technology Supply Voltage 3.3 V (Analog), 1.5 V (Digital) Size of ADC Array 1504 Columns Size of One Column ADC 2000 m 5:6 m Power Consumption of One Column ADC µw Power Consumption of ADC Array 261 mw Sampling Speed of One Column ADC 13 KS/s Sampling Time of One Conversion 128 Resolution of FI ADC 7 bit Resolution of Cyclic ADC 13 bit Resolution of FICC ADC 19 bit Time of FI Operation (T FI ) 68.2µs Time of Cyclic Operation (T CYC ) 8.8µs Dynamic Range of FICC ADC 1.0 V V (114 db) DNL of FICC ADC (19-bit) 1=4:73 LSBs Overall Column FPN of ADC Array (19-bit) % (p-p) 11

12 5 Conclusion A 19-bit column-parallel FICC ADC with a pre-charging technique for CMOS image sensors has been introduced in this paper. A prototype chip with column FICC ADC array has been fabricated in 110 nm CMOS technology. The performance of the FICC ADC used in the image sensor has been tested and evaluated. The measured results show that the FICC ADC has the DNL of less than 1=4:73 LSBs with the dynamic range of V thanks to the proposed precharging technique that enhance the FICC ADC operation to achieve expected local linearity. The measured overall peak-to-peak column FPN of 1504-column 19-bit FICC ADC array is %. Acknowledgments This paper was supported in part by the Grant-in-Aid for Scientific Research (S) under Grant through the Ministry of Education, Culture, Sports, Science and Technology (MEXT), in part by the MEXT/JST COI-STREAM program, and in part by JST A-STEP program. The authors would like to thank M. Fukuda and T. Takasawa for their support during the measurement setup. This work was supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc. and Mentor Graphics, Inc. 12

Digital Calibration for a 2-Stage Cyclic Analog-to-Digital Converter Used in a 33-Mpixel 120-fps SHV CMOS Image Sensor

Digital Calibration for a 2-Stage Cyclic Analog-to-Digital Converter Used in a 33-Mpixel 120-fps SHV CMOS Image Sensor ITE Trans. on MTA Vol., No., pp. -7 () Copyright by ITE Transactions on Media Technology and Applications (MTA) Digital Calibration for a -Stage Cyclic Analog-to-Digital Converter Used in a -Mpixel -fps

More information

Review of ADCs for imaging

Review of ADCs for imaging Review of ADCs for imaging Juan A. Leñero-Bardallo a, Jorge Fernández-Berni a and Ángel Rodríguez-Vázqueza a Institute of Microelectronics of Seville (IMSE-CNM), CSIC-Universidad de Sevilla, Spain ABSTRACT

More information

All-digital ramp waveform generator for two-step single-slope ADC

All-digital ramp waveform generator for two-step single-slope ADC All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,

More information

NOWADAYS state-of-the-art image sensors impose great

NOWADAYS state-of-the-art image sensors impose great IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 8, AUGUST 2013 2561 Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme Fang Tang, Student Member, IEEE, Denis

More information

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled

More information

IN RECENT years, we have often seen three-dimensional

IN RECENT years, we have often seen three-dimensional 622 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 Design and Implementation of Real-Time 3-D Image Sensor With 640 480 Pixel Resolution Yusuke Oike, Student Member, IEEE, Makoto Ikeda,

More information

RECENTLY, low-voltage and low-power circuit design

RECENTLY, low-voltage and low-power circuit design IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju

More information

SUCCESSIVE approximation register (SAR) analog-todigital

SUCCESSIVE approximation register (SAR) analog-todigital 426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam

More information

A 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation

A 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-

More information

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance

More information

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth

A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory

More information

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,

More information

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique 1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept

More information

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:

More information

TRIANGULATION-BASED light projection is a typical

TRIANGULATION-BASED light projection is a typical 246 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 1, JANUARY 2004 A 120 110 Position Sensor With the Capability of Sensitive and Selective Light Detection in Wide Dynamic Range for Robust Active Range

More information

RESISTOR-STRING digital-to analog converters (DACs)

RESISTOR-STRING digital-to analog converters (DACs) IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 6, JUNE 2006 497 A Low-Power Inverted Ladder D/A Converter Yevgeny Perelman and Ran Ginosar Abstract Interpolating, dual resistor

More information

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui

More information

Polarization-analyzing CMOS image sensor with embedded wire-grid polarizers

Polarization-analyzing CMOS image sensor with embedded wire-grid polarizers Polarization-analyzing CMOS image sensor with embedded wire-grid polarizers Takashi Tokuda, Hirofumi Yamada, Hiroya Shimohata, Kiyotaka, Sasagawa, and Jun Ohta Graduate School of Materials Science, Nara

More information

WITH the rapid evolution of liquid crystal display (LCD)

WITH the rapid evolution of liquid crystal display (LCD) IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract

More information

Techniques for Pixel Level Analog to Digital Conversion

Techniques for Pixel Level Analog to Digital Conversion Techniques for Level Analog to Digital Conversion Boyd Fowler, David Yang, and Abbas El Gamal Stanford University Aerosense 98 3360-1 1 Approaches to Integrating ADC with Image Sensor Chip Level Image

More information

Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors

Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Martijn Snoeij 1,*, Albert Theuwissen 1,2, Johan Huijsing 1 and Kofi Makinwa 1 1 Delft University of Technology, The Netherlands

More information

VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC

VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC 1 K.LOKESH KRISHNA, 2 T.RAMASHRI 1 Associate Professor, Department of ECE, Sri Venkateswara College of Engineering

More information

Front-End and Readout Electronics for Silicon Trackers at the ILC

Front-End and Readout Electronics for Silicon Trackers at the ILC 2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC M. Dhellot, J-F. Genat, H. Lebbolo, T-H. Pham, and A. Savoy Navarro LPNHE

More information

Design And Implementation of Pulse-Based Low Power 5-Bit Flash Adc In Time-Domain

Design And Implementation of Pulse-Based Low Power 5-Bit Flash Adc In Time-Domain IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 3, Ver. I (May. - June. 2018), PP 55-60 www.iosrjournals.org Design And Implementation

More information

Figure 1 Typical block diagram of a high speed voltage comparator.

Figure 1 Typical block diagram of a high speed voltage comparator. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. I (Nov. - Dec. 2016), PP 58-63 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Low Power Efficient

More information

A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder

A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,

More information

+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs

+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs 19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V

More information

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of

More information

A 14-b Two-step Inverter-based Σ ADC for CMOS Image Sensor

A 14-b Two-step Inverter-based Σ ADC for CMOS Image Sensor A 14-b Two-step Inverter-based Σ ADC for CMOS Image Sensor Pierre Bisiaux, Caroline Lelandais-Perrault, Anthony Kolar, Philippe Benabes, Filipe Vinci dos Santos To cite this version: Pierre Bisiaux, Caroline

More information

A b dual-mode low-noise pipeline ADC for high-end CMOS image sensors

A b dual-mode low-noise pipeline ADC for high-end CMOS image sensors Analog Integr Circ Sig Process (2014) 80:437 447 DOI 10.1007/s10470-014-0356-3 A 14 10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors Suk-Hee Cho Jun-Sang Park Gil-Cho Ahn Seung-Hoon

More information

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator

Design of Low Power High Speed Fully Dynamic CMOS Latched Comparator International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic

More information

Integrated Microsystems Laboratory. Franco Maloberti

Integrated Microsystems Laboratory. Franco Maloberti University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

A Dynamic Range Expansion Technique for CMOS Image Sensors with Dual Charge Storage in a Pixel and Multiple Sampling

A Dynamic Range Expansion Technique for CMOS Image Sensors with Dual Charge Storage in a Pixel and Multiple Sampling ensors 2008, 8, 1915-1926 sensors IN 1424-8220 2008 by MDPI www.mdpi.org/sensors Full Research Paper A Dynamic Range Expansion Technique for CMO Image ensors with Dual Charge torage in a Pixel and Multiple

More information

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

Ultra Low Power, High resolution ADC for Biomedical Applications

Ultra Low Power, High resolution ADC for Biomedical Applications Ultra Low Power, High resolution ADC for Biomedical Applications L. Hiremath, V. Mallapur, A. Stojcevski, J. Singh, H.P. Le, A. Zayegh Faculty of Science Engineering & Technology Victoria University, P.O.BOX

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication

More information

AD9772A - Functional Block Diagram

AD9772A - Functional Block Diagram F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response

More information

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.

More information

Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.

Tuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo. Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications

More information

1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor

1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor 1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor Yilei Li, Li Du 09212020027@fudan.edu.cn Abstract- Neuromorphic vision processor is an electronic implementation of

More information

Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS

Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS IEICE TRANS. ELECTRON., VOL.E90 C, NO.4 APRIL 2007 779 INVITED PAPER Special Section on Low-Power, High-Speed LSIs and Related Technologies Design Challenges of Analog-to-Digital Converters in Nanoscale

More information

GENERALLY, CMOS image sensors (CISs) for low-light

GENERALLY, CMOS image sensors (CISs) for low-light IEEE SENSORS JOURNAL, VOL. 12, NO. 4, APRIL 2012 793 Column-Parallel Digital Correlated Multiple Sampling for Low-Noise CMOS Image Sensors Yue Chen, Student Member, IEEE, Yang Xu, Adri J. Mierop, and Albert

More information

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture

More information

Analogue to Digital Conversion

Analogue to Digital Conversion Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality

More information

A monolithic pixel sensor with fine space-time resolution based on silicon-on-insulator technology for the ILC vertex detector

A monolithic pixel sensor with fine space-time resolution based on silicon-on-insulator technology for the ILC vertex detector A monolithic pixel sensor with fine space-time resolution based on silicon-on-insulator technology for the ILC vertex detector, Miho Yamada, Toru Tsuboyama, Yasuo Arai, Ikuo Kurachi High Energy Accelerator

More information

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE 3.1 INTRODUCTION An ADC is a device which converts a continuous quantity into discrete digital signal. Among its types, pipelined

More information

A CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC

A CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC A 640 512 CMOS Image Sensor with Ultra Wide Dynamic Range Floating-Point Pixel-Level ADC David X.D. Yang, Abbas El Gamal, Boyd Fowler, and Hui Tian Information Systems Laboratory Electrical Engineering

More information

A 130-NM CMOS 400 MHZ 8-BIT LOW POWER BINARY WEIGHTED CURRENT STEERING DAC

A 130-NM CMOS 400 MHZ 8-BIT LOW POWER BINARY WEIGHTED CURRENT STEERING DAC A 130-NM CMOS 400 MHZ 8-BIT LOW POWER BINARY WEIGHTED CURRENT STEERING DAC Ashok Kumar Adepu and Kiran Kumar Kolupuri Department of Electronics and communication Engineering,MVGR College of Engineering,

More information

A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout

A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout IISW 2017 Hiroshima, Japan Saleh Masoodian, Jiaju Ma, Dakota Starkey, Yuichiro Yamashita, Eric R. Fossum May 2017

More information

Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters

Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The

More information

Low-Power Pipelined ADC Design for Wireless LANs

Low-Power Pipelined ADC Design for Wireless LANs Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,

More information

An Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect

An Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);

More information

A 8-Bit Hybrid Architecture Current-Steering DAC

A 8-Bit Hybrid Architecture Current-Steering DAC A 8-Bit Hybrid Architecture Current-Steering DAC Mr. Ganesha H.S. 1, Dr. Rekha Bhandarkar 2, Ms. Vijayalatha Devadiga 3 1 Student, Electronics and communication, N.M.A.M. Institute of Technology, Karnataka,

More information

A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS

A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant

More information

ISSN:

ISSN: 1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,

More information

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application Designing of a 8-bits DAC in 035µm CMOS Technology For High Speed Communication Systems Application Veronica Ernita Kristianti, Hamzah Afandi, Eri Prasetyo ibowo, Brahmantyo Heruseto and shinta Kisriani

More information

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering

More information

A 3MPixel Multi-Aperture Image Sensor with 0.7µm Pixels in 0.11µm CMOS

A 3MPixel Multi-Aperture Image Sensor with 0.7µm Pixels in 0.11µm CMOS A 3MPixel Multi-Aperture Image Sensor with 0.7µm Pixels in 0.11µm CMOS Keith Fife, Abbas El Gamal, H.-S. Philip Wong Stanford University, Stanford, CA Outline Introduction Chip Architecture Detailed Operation

More information

A Successive Approximation ADC based on a new Segmented DAC

A Successive Approximation ADC based on a new Segmented DAC A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s

More information

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward

More information

A multi-cell battery pack monitoring chip based on 0.35-µm BCD technology for electric vehicles

A multi-cell battery pack monitoring chip based on 0.35-µm BCD technology for electric vehicles LETTER IEICE Electronics Express, Vol.12, No.12, 1 12 A multi-cell battery pack monitoring chip based on 0.35-µm BCD technology for electric vehicles Xiaofei Wang 1, Hong Zhang 2, Jianrong Zhang 2, Changyi

More information

A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique

A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with

More information

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power.

Index terms: Analog to Digital conversion, capacitor sharing, high speed OPAMP-sharing pipelined analog to digital convertor, Low power. Pipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit Ankit Jain Dept. of Electronics and Communication, Indore Institute of Science & Technology, Indore, India Abstract: This paper

More information

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury Garren Boggs, Hua Chen, Sridhar Sivapurapu ECE 6414 Final Presentation Outline Motivation System Overview Analog Front

More information

A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment

A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment G. Magazzù 1,A.Marchioro 2,P.Moreira 2 1 INFN-PISA, Via Livornese 1291 56018 S.Piero a Grado (Pisa), Italy

More information

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project

More information

A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications

A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications 160 HEE-CHEOL CHOI et al : A RAIL-TO-RAIL INPUT 12B 2 MS/S 0.18 µm CMOS CYCLIC ADC FOR TOUCH SCREEN APPLICATIONS A Rail-to-Rail Input 12b 2 MS/s 0.18 µm CMOS Cyclic ADC for Touch Screen Applications Hee-Cheol

More information

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,

More information

Design of Pipeline Analog to Digital Converter

Design of Pipeline Analog to Digital Converter Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology

More information

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology

More information

Design of Dynamic Latched Comparator with Reduced Kickback Noise

Design of Dynamic Latched Comparator with Reduced Kickback Noise Volume 118 No. 17 2018, 289-298 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Design of Dynamic Latched Comparator with Reduced Kickback Noise N

More information

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Publication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This

More information

A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs

A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs 1 A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline 2 Motivation The Calibration

More information

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters 0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta

More information

Towards an ADC for the Liquid Argon Electronics Upgrade

Towards an ADC for the Liquid Argon Electronics Upgrade 1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency

More information

Study of High Speed Buffer Amplifier using Microwind

Study of High Speed Buffer Amplifier using Microwind Study of High Speed Buffer Amplifier using Microwind Amrita Shukla M Tech Scholar NIIST Bhopal, India Puran Gaur HOD, NIIST Bhopal India Braj Bihari Soni Asst. Prof. NIIST Bhopal India ABSTRACT This paper

More information

Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.

Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010. Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier

More information

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity

Optimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity Circuits and Systems, 202, 3, 66-75 http://dx.doi.org/0.4236/cs.202.32022 Published Online April 202 (http://www.scirp.org/journal/cs) Optimizing the Stage Resolution of a 0-Bit, 50 Ms/Sec Pipelined A/D

More information

A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras

A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras Paul Gallagher, Andy Brewster VLSI Vision Ltd. San Jose, CA/USA Abstract VLSI Vision Ltd. has developed the VV6801 color sensor to address

More information

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department

More information

Analog to Digital Conversion

Analog to Digital Conversion Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg

More information

A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC

A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 42-46 A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive

More information

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters

More information

Analogue to Digital Conversion

Analogue to Digital Conversion Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality

More information

A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator

A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,

More information

Proposing. An Interpolated Pipeline ADC

Proposing. An Interpolated Pipeline ADC Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical

More information

A Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration

A Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,

More information

A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter

A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University

More information

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,

More information

SAF ANALYSES OF ANALOG AND MIXED SIGNAL VLSI CIRCUIT: DIGITAL TO ANALOG CONVERTER

SAF ANALYSES OF ANALOG AND MIXED SIGNAL VLSI CIRCUIT: DIGITAL TO ANALOG CONVERTER SAF ANALYSES OF ANALOG AND MIXED SIGNAL VLSI CIRCUIT: DIGITAL TO ANALOG CONVERTER ABSTRACT Vaishali Dhare 1 and Usha Mehta 2 1 Assistant Professor, Institute of Technology, Nirma University, Ahmedabad

More information

A 6-bit Subranging ADC using Single CDAC Interpolation

A 6-bit Subranging ADC using Single CDAC Interpolation A 6-bit Subranging ADC using Single CDAC Interpolation Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Interpolation techniques 6-bit, 500 MS/s

More information

An 8-bit Analog-to-Digital Converter based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction

An 8-bit Analog-to-Digital Converter based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction An 8-bit Analog-to-Digital Converter based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction Won Ho Choi*, Yang Lv*, Hoonki Kim, Jian-Ping Wang, and Chris H. Kim *equal contribution

More information

Design of 8 Bit Current steering DAC

Design of 8 Bit Current steering DAC Vineet Tiwari 1,Prof.Sanjeev Ranjan 2,Prof. Vivek Baghel 3 1 2 Department of Electronics and Telecommunication Engineering 1 2 Disha Institute of Management & Technology,Raipur,India 3 Department of Electronics

More information

Circuit Architecture for Photon Counting Pixel Detector with Threshold Correction

Circuit Architecture for Photon Counting Pixel Detector with Threshold Correction Circuit Architecture for Photon Counting Pixel Detector with Threshold Correction Dr. Amit Kr. Jain Vidya college of Engineering, Vidya Knowledge Park, Baghpat Road, Meerut 250005 UP India dean.academics@vidya.edu.in

More information

Rail to rail CMOS complementary input stage with only one active differential pair at a time

Rail to rail CMOS complementary input stage with only one active differential pair at a time LETTER IEICE Electronics Express, Vol.11, No.12, 1 5 Rail to rail CMOS complementary input stage with only one active differential pair at a time Maria Rodanas Valero 1a), Alejandro Roman-Loera 2, Jaime

More information