Design Challenges in Multi-GHz Microprocessors
|
|
- Nickolas Chase
- 5 years ago
- Views:
Transcription
1 Design Challenges in Multi-GHz Microprocessors Bill Herrick Director, Alpha Microprocessor Development Introduction Moore s Law ( Law (the trend that the demand for IC functions and the capability of the semiconductor industry to meet that demand, will double every 1.5 to 2 years will double every 1.5 to 2 years) ) has worked well during the last 3 years Difficult challenges face the industry attempting to maintain the pace With collaboration, understanding, vision and innovation this trend can continue for high performance microprocessors 2 1
2 Topics Historical Trends z Intel z Alpha chips and design style z Observations and trends Technology Predictions z ITRS 1999 Key Design Challenges ÎClocking and power - how Alpha has managed ÎClocking and power - long term solutions 3 Historical Trends: Then and Now Circa µ PMOS 1 transistors 5-1 mm 2 die size 1V supply 5-1 khz frequency 1-2 mw 16 pin DIPs Circa 2.18µ CMOS 1-1 million transistors 3-4 mm 2 die size 2.5V supply 5-1 MHz frequency 5-1 W 5-1 pin BGAs 4 2
3 1 Intel Performance History 1 1 Pentium Pentium II Pentium Pro Pe ntium III Xeon MIPS Date of Introduction 5 Intel Trends The 44 (1971) z 23 transistors in a 1u process, z 18kHz operation, executing.6 MIPs Pentium III (1999) z 28 million transistors in a.18u process, z 733MHz operation, executes 2 MIPs Over nearly 3 years z performance has increased 3,x, z transistor count has increase 1,x z frequency has increased 7,x z die size has increased only 25x. z Moore s law predicts 3,x to 1,,x improvement over this period. 6 3
4 Alpha Architecture Alpha is a true 64-bit load/store RISC architecture Alpha is designed for high clock speed z Simple, fixed length (32-bit) instructions z Minimal instruction ordering constraints z No conditions codes z No branch delay slots Chip micro-architecture is carefully chosen to maximize performance without impacting cycle time 7 1 Alpha Performance History EV67-7 EV6-575 EV56-5 EV56-6 SPECint95 1 EV5-3 EV56-4 EV EV Date of Introduction 8 4
5 EV4 Chip Overview.75µm 3LM N-well N CMOS, L eff =.5µm, T ox =1.5nm 3.3V Vdd C & 3.3V 16 gate delays per cycle & 3.3V 13.9mm x 16.8mm (233 mm 2 ) 1.7 Million Transistors ~.85 Million Logic Transistors 431 pin PGA (291 signals) 9 EV4 Micro-Architecture Dual In-Order Instruction Issue z single-issue issue Integer & single-issue issue FP Fully Pipelined (except Integer MUL and FP DIV) z 7-stage Integer and 1-stage FP pipelines 1-bit Branch Prediction: 2k-entry entry BHT 8kB direct-mapped I-Cache I and 8kB direct- mapped write-through through D-CacheD 32 Integer and 32 FP Registers, 64b/entry Flexible external interface: shared 128b/64b data, 34b address L2 cache and system interface 1 5
6 EV5 Chip Overview.5µm 4LM N-well N CMOS, L eff =.365µm, T ox =9.nm 3.3V Vdd C & 3.3V 14 gate delays per cycle & 3.3V 16.5mm x 18.1mm (298 mm 2 ) 9.3 Million Transistors ~ 2.5 Million Logic Transistors 499 pin PGA (294 signals) 11 EV5 Micro-Architecture Quad In-Order Instruction Issue z dual-issue Integer & dual-issue FP 7-stage stage Integer and 9-stage 9 FP pipelines z FP latencies reduced by 2 cycles 2-bit Branch Prediction: 2k-entry entry BHT 8kB I-Cache I and 8kB write-through through D-CacheD 96kB unified on-chip L2 Cache Improved external interface supports a non- blocking cache scheme 12 6
7 EV6 Chip Overview.35µm 6LM N-well N CMOS, L eff =.25µm, T ox =6.nm 2.2V Vdd C & 2.2V 12 gate delays per cycle & 2.2V 16.7mm x 18.8mm (314 mm 2 ) 15.2 Million Transistors ~ 6 Million Logic Transistors 587 pin PGA (374 signals) 13 EV6 Micro-Architecture Four-wide Instruction Fetch Tournament Branch Predictor Out-of of-order Execution Pipelines z Quad-speculative speculative-issue issue integer pipeline z Dual-speculative speculative-issue issue floating-point pipeline 8 In-flight flight Instructions Registers: 8 Integer, 72 Floating Point Queue Entries: 2 Integer, 15 Floating Point 2-Way Way 64KB L1 On-Chip Instruction and Data Caches Up to 16 outstanding off-chip memory references 14 7
8 EV7 Chip Overview.18µm CMOS technology 1.5V Vdd Clock frequency >1.GHz 1W ~35mm 2 ~1 Million transistors EV6 core Integrated L2 Cache (1.75 MB 7-way) 7 Integrated memory controller (RAMBUS) Integrated network interface 15 EV8 Chip Overview Clock frequency range 1.-2.GHz Leading edge.125µm CMOS technology ~1.2V Vdd <15W ~25 Million transistors Enhanced out-of of-order order execution 8-wide superscalar 4-way way simultaneous multi-threading threading (SMT) EV7 memory and system enhancements 16 8
9 Alpha Circuit Design Philosophy Transistor level circuit design Broad range of circuit styles and logic families z Complementary CMOS z Dynamic logic z DCVSL (cascode( cascode) z Ratioed logic Key components to enable high performance z On-chip clock generation and distribution (low- skew, fast edge) z Latching (low latency) z Low noise on-chip power distribution z On-chip signal integrity management 17 Complexity Trends Dimension (um) Transistors (M) Process Features EV4 EV5 EV6 EV7 EV8 Chip Features EV4 EV5 EV6 EV7 EV Metal Layers Die Size (mm 2 ) Process scaling has continued steadily Planarization has enabled an increase in the number of interconnect layers Transistor counts have increased dramatically with the L2 cache SRAMs Additionally, design team size has increased ~4% per generation Opportunities to manage complexity and productivity z Fundamental understanding and modeling of process and circuit element behaviors z High level design methods z CAD z Design reuse z Micro-architecture 18 9
10 Power Dissipation Trends Power (W) Current (A) Power Dissipation EV4 EV5 EV6 EV7 EV8 Supply Current EV4 EV5 EV6 EV7 EV Voltage (V) Voltage (V) Power consumption is increasing z Better cooling technology needed Supply current is increasing faster! On-chip signal integrity will be a major issue Power and current distribution are critical Opportunities to slow power growth z Accelerate Vdd scaling z z z z /RZ GLHOHFWULFV WKLQQHU &X interconnect SOI circuit innovations Clock system design micro-architecture 19 Performance Trends Relative Performance Relative Performance Clock Speed EV4 EV5 EV6 EV7 EV8 Transistor Count EV4 EV5 EV6 EV7 EV Frequency (MHz) Transistors (M) Performance has increased significantly (7x) faster than frequency Performance tracks transistor count when L2 cache ignored z z Transistor budget has increased more than performance when L2 cache is considered but benchmarks did not reflect larger applications Opportunities to continue performance improvements z z z Continued scaling of devices, interconnect and dielectrics Clock distribution Micro-architecture 2 System design 1
11 Micro-Architecture Trends Trends have included z Wider super-scalar scalar machines, deep pipelines z Larger register, L1 caches z On-chip L2 caches z Out of order execution z Sophisticated branch prediction, predication, speculation z Integrated memory and network controllers z SMT z Less idle logic but more bookkeeping logic Future opportunities include z Floating point performance improvements z Vectors z Thread-level speculation z More pipelining z Better on-chip communications Banking, replicating structures Clustering functional units z On-chip SMP 21 Challenging Design Trends Gate Delays per Cycle Cycles Logic Levels per Cycle 5 EV4 EV5 EV6 EV7 EV8 Cycles Across Chip EV4 EV5 EV6 EV7 EV Frequency (MHz) Frequency (MHz) Micro-architecture and logic design are stressed as frequency has increased faster than scaling Further reducing the number of gate delays per cycle will be difficult Cycles to communicate across chip track with frequency Clock edge rates are not scaling Opportunities to continue performance increases z Chip implementation design z Clock system design z Micro-architecture 22 11
12 ITRS Key Messages No major issues through 13 nm generation, but significant issues for 1 nm generation (25) Continued technology scaling will require the introduction of new process materials and new devices Transistor densities will continue the historical trends ~2X / 2yrs Clock frequency increases will slow compared to historical trends 23 ITRS-1999 The Roadmap Generation (nm) L eff (nm) Devices (M) Chip Size (mm 2 ) Signals Pins
13 ITRS-1999 The Roadmap (continued) Generation (nm) Clock (MHz) Local Clk (MHz) IO (MHz) Wiring Levels Vdd (V) Power (W) ITRS Highlights Transistors z Drive currents will remain constant through 214 at 75 µa/µm for NFETs and 35 µa/µm for PFETs z Leakage currents will double every 3 years from 5 na/µm in 1999 to 16 na/µm in 214 Interconnect z 8VHRI&XDQGORZGLHOHFWULFVZLOOEHFRPHVWDQGDUG z Local interconnect delays will scale with gate delays z Global interconnect delays, even with repeaters will not scale with gate delays z Coplanar waveguides,, free space RF and optical interconnect may be needed longer term 26 13
14 ITRS Highlights (2) Packaging z Maximum junction temperature must be reduced from 1 o C to 85 o C by 22 for reliability concerns z Significant θ ja improvements will be required to maintain air cooling system solutions: a 5% reduction by 22 and another 3% by 214 Modeling & Simulation z 2D and 3D interconnect models with inductance and transmission line effects will be needed z Transistor models of non-quasi quasi-static static effects and quantum mechanical gate effects will be needed; gate currents will become important z OCV modeling will become necessary z CPU efficient and accurate models will be essential 27 ITRS Highlights (3) Design Productivity z Design team sizes will not exceed 3 people z Design cycle times will decrease from 36 months in 1999 to 3 months in 25 to 24 months in 214 Verification and Test z Verification has become more than 5% of the total design effort z Use of formal verification will increase from 15% now to 3% in 25 to 6% in 214 z BIST coverage will increase from 2% now to 4% in 25 to 7% in
15 EV4 Clocking t cycle = 6.ns Location of clock driver on die t rise =.5ns Clock waveform t skew =.3ns 2 phase single wire clock, distributed globally z Low skew z Fast edge rate 1 clock driver channel z 3.5nF clock load z 35 cm final driver width 29 EV4 Latches First single wire clock implementation z Race immune latch z Level sensitive design z 2 latches per cycle z Can build logic into first stage of latch z t cycle latch overhead is approximately 25% D CLK Q CLK high loading latch 3 15
16 EV4 Thermal Gradient Temp = 76C Temp = 46C EV4 31 EV5 Clocking t cycle = 3.3ns 2 phase single wire clock, t rise =.35ns t skew = 15ps distributed globally 2 distributed driver channels z Reduced RC delay/skew final drivers z Improved thermal distribution z 3.75nF clock load z 58 cm final driver width Local inverters for latching Conditional clocks in caches to reduce power More complex race checking pre-driver Device variation Clock waveform Location of clock driver on die 32 16
17 EV5 Latches Reduce t dq and reduce clock load z Local clock inverter complicated race issues z Level sensitive design z z z z 2 latches per cycle Can build logic into first and last stages of latch t cycle latch overhead is approximately 15% Smaller, faster and lower power than EV4 latch D CLK CLK_L CLK high loading latch Q 33 EV5 Thermal Gradient 34 17
18 EV5 Global Clock Skew EV5 Local Clock Skew 18
19 EV6 Clocking t cycle = 1.67ns t rise =.35ns Global clock waveform PLL t skew = 5ps 2 Phase, with multiple conditional buffered clocks z 2.8 nf clock load z 4 cm final driver width Local clocks can be gated off to save power Reduced load/skew Reduced thermal issues Multiple clocks complicate race checking 37 EV6 Latches Conditional clocks to reduce power z Static design z 1 latch per cycle z Edge triggered to simplify race rules z Can build logic into latch z t cycle latch overhead is approximately 15% Q_H Q_L D 38 CLK 19
20 ps EV6 Clock Results ps GCLK Skew (at Vdd/2 Crossings) GCLK Rise Times (2% to 8% Extrapolated to % to 1%) 39 EV7 Clock Hierarchy Active Skew Management and Multiple Clock Domains NCLK (Mem Ctrl) + widely dispersed drivers DLL DLL DLL + DLLs compensate static and lowfrequency variation + divides design and verification effort L2L_CLK (L2 Cache) GCLK (CPU Core) PLL L2R_CLK (L2 Cache) - DLL design and verification is added work SYSCLK + tailored clocks 4 2
21 Power Consumption Clocks consume the largest fraction of power Driving inter-unit busses consumes as much power as intra-unit gates and interconnect 15% 1% 15% 4% 2% Clocks Caches Execution Units Control I/O Drivers 41 EV4-3 Metal Layers 3rd coarse and thick metal layer added to the technology for EV4 design Power supplied from two sides of the die via 3rd metal layer 2nd metal layer used to form power grid 9% of 3rd metal layer used for power/clock routing Metal 3 Metal 2 Metal
22 EV5-4 Metal Layers 4th coarse and thick metal layer added to the technology for EV5 design Power supplied from four sides of the die Grid strapping done all in coarse metal 9% of 3rd and 4th metals used for power/clock routing Metal 4 Metal 3 Metal 2 Metal 1 43 EV6-6 Metal Layers 2 reference plane metal layers added to the technology for EV6 design Solid planes dedicated to Vdd/Vss Significantly lowers resistance of grid Lowers on-chip inductance RP2/Vdd Metal 4 Metal 3 RP1/Vss 44 Metal 2 Metal 1 22
23 Reference Plane Example Simulation Methodology Extract Inductance & Resistance versus Frequency Model Skin Effect Both Vertically and Horizontally Construct Time-Domain SPICE Model and Simulate with SPICE Use FF Devices, High Vdd & Low Temperature to Aggravate Inductive Effects RP2 RP2 Metal 4 Metal 4 Metal 3 Substrate Metal 3 Metal 2 Metal 1 Metal 3 Victims RP1 Metal 2 Metal 1 Substrate Reference Plane Example (continued) M3 Victim M3 Victim M3 Aggressors M3 Aggressors M1 Aggressors M1 Aggressors Time (ns) Time (ns) RP2 Only RP1 & RP2 23
24 De-coupling Capacitor Ratios EV4 z total effective switching capacitance = 12.5nF z 128nF of de-coupling capacitance z de-coupling/switching capacitance ~ 1x EV5 z 13.9nF of switching capacitance z 16nF of de-coupling capacitance EV6 z 34nF of effective switching capacitance z 32nF of de-coupling capacitance -- not enough! 47 EV6 De-coupling Capacitance Design for Idd= = 25 Vdd = 2.2 V, f = 6 MHz z.32-µf of on-chip de-coupling capacitance was added Under major busses and around major gridded clock drivers Occupies 15-2% of die area z 1-µF 2-cm2 2 Wirebond Attached Chip Capacitor (WACC) significantly increases Near-Chip de- coupling 16 Vdd/Vss Vss bondwire pairs on the WACC minimize inductance 48 24
25 EV6 WACC 389 Signal VDD/VSS Pins 389 Signal Bondwires 395 VDD/VSS Bondwires 32 VDD/VSS Bondwires WACC Microprocessor Heat Slug 587 IPGA 49 Clocking Futures Frequencies will continue to scale Clock edge rates are not scaling as well Multiple clock zones required z Architectures minimizing global communications z Adaptive and passive synchronization techniques z DLLs in the near term z Clocking schemes utilizing encoding, extraction, multi-state and local phase optimization to compensate for skew and latency Asynchronous or quasi-synchronous synchronous architectures 5 25
26 Power Futures Low power modes Power tradeoffs in the micro-architecture More emphasis on a low power circuits z Reducing clock load z Low swing differential clocks z Low swing buses z Adiabatic circuits, clocked drivers, retractile logic z Asynchronous design Reference plans also help to minimize inductive and wave effects 51 Conclusion Physical technology advances will enable multi- GHz chips Key challenges in power, clocking, complexity, and verification must be addressed New tools and methods will be needed CAD developers and chip designers must collaborate more closely than ever With a solid understanding of the fundamentals, a clear vision of the product and ingenuity, we will realize multi-ghz microprocessors 52 26
EE141- Spring 2004 Digital Integrated Circuits
EE141- Spring 2004 Digital Integrated Circuits Lecture 27 Power distribution Resistive interconnect 1 Administrative Stuff Make-up lecture on Monday 4-5:30pm Special office hours of Prof. Rabaey today
More informationLecture 18 SOI Design Power Distribution. Midterm project reports due tomorrow. Please post links on your project web page
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 18 SOI Design Power Distribution Announcements Midterm project reports due tomorrow Please post links on your project web
More informationPower Considerations in the Design of the Alpha Microprocessor
Power Considerations in the Design of the Alpha 21264 Microprocessor Michael K. Gowan, Larry L. Biro, Daniel B. Jackson Digital Equipment Corporation Hudson, Massachusetts 1. ABSTRACT Power dissipation
More informationTrends and Challenges in VLSI Technology Scaling Towards 100nm
Trends and Challenges in VLSI Technology Scaling Towards 100nm Stefan Rusu Intel Corporation stefan.rusu@intel.com September 2001 Stefan Rusu 9/2001 2001 Intel Corp. Page 1 Agenda VLSI Technology Trends
More informationEE141-Spring 2007 Digital Integrated Circuits
EE141-Spring 2007 Digital Integrated Circuits Lecture 22 I/O, Power Distribution dders 1 nnouncements Homework 9 has been posted Due Tu. pr. 24, 5pm Project Phase 4 (Final) Report due Mo. pr. 30, noon
More informationInterconnect-Power Dissipation in a Microprocessor
4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationDigital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O
Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec20 cwliu@twins.ee.nctu.edu.tw
More informationOverview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture
Overview 1 Trends in Microprocessor Architecture R05 Robert Mullins Computer architecture Scaling performance and CMOS Where have performance gains come from? Modern superscalar processors The limits of
More informationInterconnect/Via CONCORDIA VLSI DESIGN LAB
Interconnect/Via 1 Delay of Devices and Interconnect 2 Reduction of the feature size Increase in the influence of the interconnect delay on system performance Skew The difference in the arrival times of
More informationI/O Design EE141. Announcements. EE141-Fall 2006 Digital Integrated Circuits. Class Material. Pads + ESD Protection.
EE141-Fall 2006 Digital Integrated Circuits nnouncements Homework 9 due on Thursday Lecture 26 I/O 1 2 Class Material Last lecture Timing Clock distribution Today s lecture I/O Power distribution Intro
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationLecture #2 Solving the Interconnect Problems in VLSI
Lecture #2 Solving the Interconnect Problems in VLSI C.P. Ravikumar IIT Madras - C.P. Ravikumar 1 Interconnect Problems Interconnect delay has become more important than gate delays after 130nm technology
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More information1 Introduction COPYRIGHTED MATERIAL
Introduction The scaling of semiconductor process technologies has been continuing for more than four decades. Advancements in process technologies are the fuel that has been moving the semiconductor industry.
More informationCS4617 Computer Architecture
1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationLecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect
Lecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect Introduction - So far, have considered transistor-based logic in the face of technology scaling - Interconnect effects are also of concern
More informationChapter 1 Introduction
Chapter 1 Introduction 1.1 Introduction There are many possible facts because of which the power efficiency is becoming important consideration. The most portable systems used in recent era, which are
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationThe challenges of low power design Karen Yorav
The challenges of low power design Karen Yorav The challenges of low power design What this tutorial is NOT about: Electrical engineering CMOS technology but also not Hand waving nonsense about trends
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationLSI and Circuit Technologies for the SX-8 Supercomputer
LSI and Circuit Technologies for the SX-8 Supercomputer By Jun INASAKA,* Toshio TANAHASHI,* Hideaki KOBAYASHI,* Toshihiro KATOH,* Mikihiro KAJITA* and Naoya NAKAYAMA This paper describes the LSI and circuit
More informationEECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations
EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies Mar 12, 2013 John Wawrzynek Spring 2013 EECS150 - Lec15-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More informationEECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies
EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies Feb 14, 2012 John Wawrzynek Spring 2012 EECS150 - Lec09-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
More information1 Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits Introduction 1 What is this lecture about? Introduction to digital integrated circuits + low power circuits Issues in digital design The CMOS inverter Combinational logic structures
More informationRamon Canal NCD Master MIRI. NCD Master MIRI 1
Wattch, Hotspot, Hotleakage, McPAT http://www.eecs.harvard.edu/~dbrooks/wattch-form.html http://lava.cs.virginia.edu/hotspot http://lava.cs.virginia.edu/hotleakage http://www.hpl.hp.com/research/mcpat/
More informationLecture 9: Clocking for High Performance Processors
Lecture 9: Clocking for High Performance Processors Computer Systems Lab Stanford University horowitz@stanford.edu Copyright 2001 Mark Horowitz EE371 Lecture 9-1 Horowitz Overview Reading Bailey Stojanovic
More information19. Design for Low Power
19. Design for Low Power Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 November 8, 2017 ECE Department, University of Texas at
More informationPower Spring /7/05 L11 Power 1
Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)
More informationLow Power VLSI Circuit Synthesis: Introduction and Course Outline
Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low
More informationLSI ON GLASS SUBSTRATES
LSI ON GLASS SUBSTRATES OUTLINE Introduction: Why System on Glass? MOSFET Technology Low-Temperature Poly-Si TFT Technology System-on-Glass Technology Issues Conclusion System on Glass CPU SRAM DRAM EEPROM
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationChapter 4. Problems. 1 Chapter 4 Problem Set
1 Chapter 4 Problem Set Chapter 4 Problems 1. [M, None, 4.x] Figure 0.1 shows a clock-distribution network. Each segment of the clock network (between the nodes) is 5 mm long, 3 µm wide, and is implemented
More informationDESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING
3 rd Int. Conf. CiiT, Molika, Dec.12-15, 2002 31 DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING M. Stojčev, G. Jovanović Faculty of Electronic Engineering, University of Niš Beogradska
More informationEnergy-Recovery CMOS Design
Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1 Outline
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationPC accounts for 353 Cory will be created early next week (when the class list is completed) Discussions & Labs start in Week 3
EE141 Fall 2005 Lecture 2 Design Metrics Admin Page Everyone should have a UNIX account on Cory! This will allow you to run HSPICE! If you do not have an account, check: http://www-inst.eecs.berkeley.edu/usr/
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationEECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline
EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies Oct. 31, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy
More informationA Static Power Model for Architects
A Static Power Model for Architects J. Adam Butts and Guri Sohi University of Wisconsin-Madison {butts,sohi}@cs.wisc.edu 33rd International Symposium on Microarchitecture Monterey, California December,
More informationTopics. Low Power Techniques. Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J.
Topics Low Power Techniques Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J. Rabaey Review: Energy & Power Equations E = C L V 2 DD P 0 1 +
More informationEE241 - Spring 2004 Advanced Digital Integrated Circuits. Announcements. Borivoje Nikolic. Lecture 15 Low-Power Design: Supply Voltage Scaling
EE241 - Spring 2004 Advanced Digital Integrated Circuits Borivoje Nikolic Lecture 15 Low-Power Design: Supply Voltage Scaling Announcements Homework #2 due today Midterm project reports due next Thursday
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationProbabilistic and Variation- Tolerant Design: Key to Continued Moore's Law. Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs
Probabilistic and Variation- Tolerant Design: Key to Continued Moore's Law Tanay Karnik, Shekhar Borkar, Vivek De Circuit Research, Intel Labs 1 Outline Variations Process, supply voltage, and temperature
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationStatic Energy Reduction Techniques in Microprocessor Caches
Static Energy Reduction Techniques in Microprocessor Caches Heather Hanson, Stephen W. Keckler, Doug Burger Computer Architecture and Technology Laboratory Department of Computer Sciences Tech Report TR2001-18
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationEE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng
EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationLow Power Design in VLSI
Low Power Design in VLSI Evolution in Power Dissipation: Why worry about power? Heat Dissipation source : arpa-esto microprocessor power dissipation DEC 21164 Computers Defined by Watts not MIPS: µwatt
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationLecture 13: Interconnects in CMOS Technology
Lecture 13: Interconnects in CMOS Technology Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 10/18/18 VLSI-1 Class Notes Introduction Chips are mostly made of wires
More informationAn Overview of Static Power Dissipation
An Overview of Static Power Dissipation Jayanth Srinivasan 1 Introduction Power consumption is an increasingly important issue in general purpose processors, particularly in the mobile computing segment.
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationLecture 19: Design for Skew
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004 Outline Clock Distribution Clock Skew Skew-Tolerant Circuits Traditional Domino Circuits Skew-Tolerant
More informationCS250 VLSI Systems Design. Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing
CS250 VLSI Systems Design Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing Fall 2010 Krste Asanovic, John Wawrzynek with John Lazzaro and Yunsup Lee (TA) What do Computer
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Lecture 1: Introduction Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTH-ICS (University of Crete) Course Contents Implementation of high-performance digital
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More information04/29/03 EE371 Power Delivery D. Ayers 1. VLSI Power Delivery. David Ayers
04/29/03 EE371 Power Delivery D. Ayers 1 VLSI Power Delivery David Ayers 04/29/03 EE371 Power Delivery D. Ayers 2 Outline Die power delivery Die power goals Typical processor power grid Transistor power
More informationEE434 ASIC & Digital Systems. Partha Pande School of EECS Washington State University
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 11 Physical Design Issues Interconnect Scaling Effects Dense multilayer metal increases coupling
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationProcessor Power and Power Reduction
EE-382M VLSI II Processor Power and Power Reduction Byron Krauter EE 382M Class Notes Foil # 1 Outline Power s Importance Why power matters even for desktop processors Power Estimation Active Power Leakage
More informationIntroduction to VLSI ASIC Design and Technology
Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics
More informationInterconnect. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
Interconnect Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Introduction Chips are mostly made of wires called
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationTechnology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationDesign and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm
Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low
More informationTC4467 TC4468 LOGIC-INPUT CMOS QUAD DRIVERS TC4467 TC4468 TC4469 GENERAL DESCRIPTION FEATURES APPLICATIONS ORDERING INFORMATION
TC TC LOGIC-INPUT CMOS FEATURES High Peak Output Current....A Wide Operating Range.... to V Symmetrical Rise and Fall Times... nsec Short, Equal Delay Times... nsec Latchproof! Withstands ma Inductive
More informationLSI and Circuit Technologies of the SX-9
TANAHASHI Toshio, TSUCHIDA Junichi, MATSUZAWA Hajime NIWA Kenji, SATOH Tatsuo, KATAGIRI Masaru Abstract This paper outlines the LSI and circuit technologies of the SX-9 as well as their inspection technologies.
More informationCMOS Process Variations: A Critical Operation Point Hypothesis
CMOS Process Variations: A Critical Operation Point Hypothesis Janak H. Patel Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign jhpatel@uiuc.edu Computer Systems
More informationAnnouncements. Advanced Digital Integrated Circuits. Midterm feedback mailed back Homework #3 posted over the break due April 8
EE241 - Spring 21 Advanced Digital Integrated Circuits Lecture 18: Dynamic Voltage Scaling Announcements Midterm feedback mailed back Homework #3 posted over the break due April 8 Reading: Chapter 5, 6,
More informationA 0.9 V Low-power 16-bit DSP Based on a Top-down Design Methodology
UDC 621.3.049.771.14:621.396.949 A 0.9 V Low-power 16-bit DSP Based on a Top-down Design Methodology VAtsushi Tsuchiya VTetsuyoshi Shiota VShoichiro Kawashima (Manuscript received December 8, 1999) A 0.9
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationTransmission-Line-Based, Shared-Media On-Chip. Interconnects for Multi-Core Processors
Design for MOSIS Educational Program (Research) Transmission-Line-Based, Shared-Media On-Chip Interconnects for Multi-Core Processors Prepared by: Professor Hui Wu, Jianyun Hu, Berkehan Ciftcioglu, Jie
More informationA Novel Low Power Optimization for On-Chip Interconnection
International Journal of Scientific and Research Publications, Volume 3, Issue 3, March 2013 1 A Novel Low Power Optimization for On-Chip Interconnection B.Ganga Devi*, S.Jayasudha** Department of Electronics
More informationA DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More informationUNIT-III POWER ESTIMATION AND ANALYSIS
UNIT-III POWER ESTIMATION AND ANALYSIS In VLSI design implementation simulation software operating at various levels of design abstraction. In general simulation at a lower-level design abstraction offers
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationLSI Design Flow Development for Advanced Technology
LSI Design Flow Development for Advanced Technology Atsushi Tsuchiya LSIs that adopt advanced technologies, as represented by imaging LSIs, now contain 30 million or more logic gates and the scale is beginning
More informationFEASIBILITY OF OPTICAL CLOCK DISTRIBUTION FOR FUTURE CMOS TECHNOLOGY NODES
6 Vol.11(1) March 1 FEASIBILITY OF OPTICAL CLOCK DISTRIBUTION FOR FUTURE CMOS TECHNOLOGY NODES P.J. Venter 1 and M. du Plessis 1 and Carl and Emily Fuchs Institute for Microelectronics, Dept. of Electrical,
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationSemiconductor Technology Academic Research Center An RTL-to-GDS2 Design Methodology for Advanced System LSI
Semiconductor Technology Academic Research Center An RTL-to-GDS2 Design Methodology for Advanced System LSI Jan. 28. 2011 Nobuyuki Nishiguchi Semiconductor Technology Advanced Research Center (STARC) ASP-DAC
More informationCHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM
131 CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM 7.1 INTRODUCTION Semiconductor memories are moving towards higher levels of integration. This increase in integration is achieved through reduction
More informationEECS 427 Lecture 22: Low and Multiple-Vdd Design
EECS 427 Lecture 22: Low and Multiple-Vdd Design Reading: 11.7.1 EECS 427 W07 Lecture 22 1 Last Time Low power ALUs Glitch power Clock gating Bus recoding The low power design space Dynamic vs static EECS
More information