High mobility 4H-SiC MOSFET using a combination of counter-doping and interface trap passivation

Size: px
Start display at page:

Download "High mobility 4H-SiC MOSFET using a combination of counter-doping and interface trap passivation"

Transcription

1 1 SiC MOS Workshop August 14 th 2014, University of Maryland High mobility 4H-SiC MOSFET using a combination of counter-doping and interface trap passivation Aaron Modic 1, A. Ahyi 1, G. Liu 2, Y. Xu 2,P. Xu 1, Y. Zhou 1, C. Jiao 1, Y. Zheng 1, T. Isaac-Smith 1, M. C. Hamilton 1, L. C. Feldman, 2 and S. Dhar 1 1. Auburn University, Auburn, AL 2. Rutgers University, Piscataway, NJ

2 Max. mobility (cm 2 V -1 s -1 ) 2 Motivation: Interface traps may not be the only mobility limiting factor! E fm Interface traps E c E f E v Phosphosilicate glass (PSG) (a-face) NO (a-face) N plasma (Si-face) PSG process A etal Oxide SiC No. of interface traps (10 11 cm -2 )

3 Counter-doping Metal Dielectric Liu et al., IEEE Elec. Dev. Lett. (2013) (Rutgers University Collaboration) Surface with ultra-thin counter-doped n-type 3 p-type Semiconductor n-type counter-doped layer is normally off due to depletion from backside p-n junction since it is thin Positive gate voltage allows for carriers, forming a channel between source and drain Higher carrier density at same applied E-field Less traps filled at V T due to less band-bending More Coulomb screening E-field SR for same carrier density

4 4 Threshold reduction due to counter-doping Counter-doping charge N d.x d =10 12 cm -2 Metal Dielectric N d x d p-type Semiconductor Courtesy: Dr. Yuming Zhou (AU) Threshold reduction is less as counter-doped layer thickness is decreased

5 Surface counter-doping Fiorenza et al. APL, 103, (2013) 5 Nitridation and phosphorus treatments lead to unintentional thin counter-doped layers

6 6 Arsenic and Antimony Motivation N,P: trap passivation and counter-doping As, Sb: counter-doping only

7 7 Sb and As surface doping process 60keV 2.2E13 cm -2 As +

8 Sb CONCENTRATION (atoms/cc) C,Si,O INTENSITY (arbitrary units) 8 Antimony profile 1E+19 9E+18 8E+18 O-> C-> Si-> 1E+02 Antimony pile-up at interface 7E+18 6E+18 SiO 2 SiC 1E+01 Antimony is lost during oxidation 5E+18 4E+18 Sb Activated antimony percent unknown 3E+18 FWHM ~10nm 1E+00 2E+18 1E+18 0E+00 1E DEPTH (nm) SIMS detection limit is ~5x10 17 atoms/cm 3

9 Field-Effect mobility (cm 2 V -1 s 1 ) 9 High field-effect mobility Sb+NO MOSFET p-well doping: 6x10 15 cm -3 Process Threshold Voltage (V) NO 2 Sb 1.5 Sb+NO T= 300 K Sb+NO Sb NO Oxide Field (MV/cm)

10 10 Temperature effects on mobility Sb only Sb+NO (1) Sb : Counter-doping (2) NO: Trap passivation

11 11 Sb does not passivate interface traps Sb only NO ΔV FB =1.5V ΔV FB =9V Sb mobility pure counter-doping effect

12 CCDLTS (mv) CCDLTS Spectra: Sb-Implanted and NO-30 Samples Contributed by A. Basile, P. Mooney Simon-Fraser University O1+B1 O1 O2 CCDLTS spectra for an Sb-implanted 4H-SiC MOS capacitor (black) and a capacitor NO-annealed for 30 min (red) showing near-interface oxide traps O1 and O2 in both devices A signal from near-interface traps on the SiC side of the interface (B1) overlaps the O1 trap signal in NO-annealed capacitors. 40 Sb-implanted Sb+NO NO T (K) The absence of the B1 traps in Sb-implanted devices accounts for the lower CCDLTS signal at 100K. CCDLTS measurements confirm that Sb does not passivate near-interface oxide traps

13 13 High temperature mobility Sb+NO μ SR μ SP Sb+NO max µ FE decrease with increased T attributed to phonon scattering

14 #

15 15 Summary Sb and As counter-doping leads to high transconductance devices Sb process allows separation of counter-doping and trap passivation effect on mobility Sb and As counter-doping impact on DMOSFET? Process has a potential advantage for improvement of sub-threshold slope and threshold voltage control

16 16 Thank you This research supported in part by: II-VI Foundation NSF US Army Research Laboratory

17 Back up Slides 17

18 18 Future Work Quantification of As and Sb as a function of oxide thickness using SIMS (Rutgers) Sb+NO on heavier doped p-well (Yongju, Auburn) Activated percent of Ab and As? Use of C-ψ s analysis and simulation of CV curves for non-uniformly doped samples (Purdue?) Determination of Sb ionization energy in 4H-SiC (Simon- Fraser University)

19 19 High temperature effects on mobility Sb+NO NO High temperature reduces mobility more with counter-doping than passivation Phonon scattering effect with high carrier concentration?

20 20 Low temperature mobility Sb only Sb+NO

21 Id Sb+ NO? 5V N O Vgs Since all the methods of present study result in similar effective mobility at operating Eox ~4MV/cm, it is better to increase threshold voltage Vt to about 5V, high enough to provide safe normally-off operation at elevated temperatures and immunity from dv/dt related false turn-on; This will enable a unipolar gate drive, 0V +25V, without the need for negative turn-off bias and eliminating concerns over any NBTS-related Vt instabilities ; Better transconductance is desirable than with NO-process for faster switching

22 Id Sb+ NO? 5V NO Vgs Since all the methods of present study result in similar effective mobility at operating Eox ~4MV/cm, it is better to increase threshold voltage Vt to about 5V, high enough to provide safe normally-off operation at elevated temperatures and immunity from dv/dt related false turn-on; This will enable a unipolar gate drive, 0V +25V, without the need for negative turn-off bias and eliminating concerns over any NBTS-related Vt instabilities ; Better transconductance is desirable than with NO-process for faster switching

23 Antimony I-V Breakdown 23

24 I d -V g threshold E ox comparison 24

25 25 Acknowledgements Physics Department, Auburn University A. C. Ahyi, T. Isaacs-Smith, J. R. Williams, S. Dhar Institute for Advanced Materials, Devices and Nanotechnology, Rutgers University Y. Xu, G. Liu, L. C. Feldman Electrical and Computer Engineering, Purdue University S. Swandono, D. Morisette, J. A. Cooper

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

ECE 440 Lecture 39 : MOSFET-II

ECE 440 Lecture 39 : MOSFET-II ECE 440 Lecture 39 : MOSFETII Class Outline: MOSFET Qualitative Effective Mobility MOSFET Quantitative Things you should know when you leave Key Questions How does a MOSFET work? Why does the channel mobility

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse

More information

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

ECE 340 Lecture 40 : MOSFET I

ECE 340 Lecture 40 : MOSFET I ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do

More information

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to the Long Channel MOSFET Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and 82 Lomb Memorial Drive Rochester,

More information

A Self-Aligned Process for High-Voltage, Short- Channel Vertical DMOSFETs in 4H-SiC

A Self-Aligned Process for High-Voltage, Short- Channel Vertical DMOSFETs in 4H-SiC Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center October 2004 A Self-Aligned Process for High-Voltage, Short- Channel Vertical DMOSFETs in 4H-SiC Maherin Martin School

More information

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture-45. MOS Field-Effect-Transistors Threshold voltage Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied

More information

MOSFET short channel effects

MOSFET short channel effects MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET 110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier

More information

Power MOSFET Zheng Yang (ERF 3017,

Power MOSFET Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (

More information

Future MOSFET Devices using high-k (TiO 2 ) dielectric

Future MOSFET Devices using high-k (TiO 2 ) dielectric Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 31-1 Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007 Contents: 1. Short-channel effects

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often

More information

Performance Evaluation of MISISFET- TCAD Simulation

Performance Evaluation of MISISFET- TCAD Simulation Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet

More information

Sub-Threshold Region Behavior of Long Channel MOSFET

Sub-Threshold Region Behavior of Long Channel MOSFET Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects

More information

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Unit III FET and its Applications. 2 Marks Questions and Answers

Unit III FET and its Applications. 2 Marks Questions and Answers Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric

More information

Supporting Information

Supporting Information Supporting Information Fabrication and Transfer of Flexible Few-Layers MoS 2 Thin Film Transistors to any arbitrary substrate Giovanni A. Salvatore 1, *, Niko Münzenrieder 1, Clément Barraud 2, Luisa Petti

More information

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET) FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there

More information

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position.

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position. 1.The energy band diagram for an ideal x o =.2um MOS-C operated at T=300K is shown below. Note that the applied gate voltage causes band bending in the semiconductor such that E F =E i at the Si-SiO2 interface.

More information

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

Semiconductor TCAD Tools

Semiconductor TCAD Tools Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,

More information

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Introduction to VLSI ASIC Design and Technology

Introduction to VLSI ASIC Design and Technology Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics

More information

2014, IJARCSSE All Rights Reserved Page 1352

2014, IJARCSSE All Rights Reserved Page 1352 Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Double Gate N-MOSFET

More information

Effective Channel Mobility of AlGaN/GaN-on-Si Recessed-MOS-HFETs

Effective Channel Mobility of AlGaN/GaN-on-Si Recessed-MOS-HFETs JOURNAL OF SEMICONUCTOR TECHNOLOGY AN SCIENCE, VOL.16, NO.6, ECEMBER, 216 ISSN(Print) 1598-1657 https://doi.org/1.5573/jsts.216.16.6.867 ISSN(Online) 2233-4866 Effective Channel Mobility of AlGaN/GaN-on-Si

More information

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2 Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer

More information

Introduction to Electronic Devices

Introduction to Electronic Devices Introduction to Electronic Devices (Course Number 300331) Fall 2006 Field Effect Transistors (FETs) Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

AS THE GATE-oxide thickness is scaled and the gate

AS THE GATE-oxide thickness is scaled and the gate 1174 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 6, JUNE 1999 A New Quasi-2-D Model for Hot-Carrier Band-to-Band Tunneling Current Kuo-Feng You, Student Member, IEEE, and Ching-Yuan Wu, Member,

More information

Assignment 1 SOLUTIONS

Assignment 1 SOLUTIONS ELEC5509 Assignment 1 SOLUTIONS September 2013 The nmos technology used in ELEC4609 provides enhancement MOSFETs with VT = 0.7V and depletion MOSFETs with VTd = -3.0V. The gate oxide thickness t ox = 50nm

More information

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law

More information

Organic Electronics. Information: Information: 0331a/ 0442/

Organic Electronics. Information: Information:  0331a/ 0442/ Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30

More information

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#: Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary

More information

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON 1 SUNITHA HD, 2 KESHAVENI N 1 Asstt Prof., Department of Electronics Engineering, EPCET, Bangalore 2 Prof., Department of Electronics

More information

MOS TRANSISTOR THEORY

MOS TRANSISTOR THEORY MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure. FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel

More information

FET(Field Effect Transistor)

FET(Field Effect Transistor) Field Effect Transistor: Construction and Characteristic of JFETs. Transfer Characteristic. CS,CD,CG amplifier and analysis of CS amplifier MOSFET (Depletion and Enhancement) Type, Transfer Characteristic,

More information

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2

More information

Power FINFET, a Novel Superjunction Power MOSFET

Power FINFET, a Novel Superjunction Power MOSFET Power FINFET, a Novel Superjunction Power MOSFET Wai Tung Ng Smart Power Integration & Semiconductor Devices Research Group Department of Electrical and Computer Engineering Toronto, Ontario Canada, M5S

More information

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling

More information

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor

More information

4.1 Device Structure and Physical Operation

4.1 Device Structure and Physical Operation 10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

Effect of High-k Gate on the functioning of MOSFET at nano meter sizes

Effect of High-k Gate on the functioning of MOSFET at nano meter sizes IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 08, Issue 11 (November. 2018), V (III) PP 49-53 www.iosrjen.org Effect of High-k Gate on the functioning of MOSFET at

More information

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett 1, Yu-Chih Tseng 4, Devesh Khanal 2,3, Junqiao Wu 2,3, Jeffrey

More information

Characterization of SOI MOSFETs by means of charge-pumping

Characterization of SOI MOSFETs by means of charge-pumping Paper Characterization of SOI MOSFETs by means of charge-pumping Grzegorz Głuszko, Sławomir Szostak, Heinrich Gottlob, Max Lemme, and Lidia Łukasiak Abstract This paper presents the results of charge-pumping

More information

MODULE-2: Field Effect Transistors (FET)

MODULE-2: Field Effect Transistors (FET) FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by

More information

Record Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth

Record Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Record Extrinsic Transconductance (2.45 ms/μm at = 0.5 V) InAs/In 0.53 Ga 7 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Sanghoon Lee 1*, C.-Y. Huang 1, A. D. Carter 1, D. C. Elias 1, J. J. M.

More information

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02 EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic

More information

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,

More information

Laboratory #5 BJT Basics and MOSFET Basics

Laboratory #5 BJT Basics and MOSFET Basics Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments

More information

CMOS Scaling and Variability

CMOS Scaling and Variability WIMNACT WS & IEEE EDS Mini-colloquim on Nano-CMOS Technology January 3, 212, TITECH, Japan CMOS Scaling and Variability 212. 1. 3 NEC Tohru Mogami WIMNACT WS 212, January 3, Titech 1 Acknowledgements I

More information

High-Temperature and High-Frequency Performance Evaluation of 4H-SiC Unipolar Power Devices

High-Temperature and High-Frequency Performance Evaluation of 4H-SiC Unipolar Power Devices High-Temperature and High-Frequency Performance Evaluation of H-SiC Unipolar Power Devices Madhu Sudhan Chinthavali Oak Ridge Institute for Science and Education Oak Ridge, TN 37831-117 USA chinthavalim@ornl.gov

More information

General look back at MESFET processing. General principles of heterostructure use in FETs

General look back at MESFET processing. General principles of heterostructure use in FETs SMA5111 - Compound Semiconductors Lecture 11 - Heterojunction FETs - General HJFETs, HFETs Last items from Lec. 10 Depletion mode vs enhancement mode logic Complementary FET logic (none exists, or is likely

More information

Characterization and Modeling of 4H-SiC Low Voltage MOSFETs and Power MOSFETs

Characterization and Modeling of 4H-SiC Low Voltage MOSFETs and Power MOSFETs University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 5-2012 Characterization and Modeling of 4H-SiC Low Voltage MOSFETs and Power MOSFETs Mihir Mudholkar University of Arkansas,

More information

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which

More information

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple

More information

High performance Hetero Gate Schottky Barrier MOSFET

High performance Hetero Gate Schottky Barrier MOSFET High performance Hetero Gate Schottky Barrier MOSFET Faisal Bashir *1, Nusrat Parveen 2, M. Tariq Banday 3 1,3 Department of Electronics and Instrumentation, Technology University of Kashmir, Srinagar,

More information

Eigen # Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET. Lecture 5

Eigen # Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET. Lecture 5 Eigen # Gate Gate Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET Lecture 5 Thin-Body MOSFET Carrier Transport quantum confinement effects low-field mobility: Orientation and Si Thickness

More information

Gate and Substrate Currents in Deep Submicron MOSFETs

Gate and Substrate Currents in Deep Submicron MOSFETs Gate and Substrate Currents in Deep Submicron MOSFETs B. Szelag, F. Balestra, G. Ghibaudo, M. Dutoit To cite this version: B. Szelag, F. Balestra, G. Ghibaudo, M. Dutoit. Gate and Substrate Currents in

More information

MOS Field-Effect Transistors (MOSFETs)

MOS Field-Effect Transistors (MOSFETs) 6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis

More information

Lecture Integrated circuits era

Lecture Integrated circuits era Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-

More information

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3 Basics Semiconductor Devices and Processing Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and

More information

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208   Department of EECE Electronic Circuits Junction Field-effect Transistors Dr. Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of the Precedent Lecture Explain the Operation Class A Power

More information

MOS Capacitance and Introduction to MOSFETs

MOS Capacitance and Introduction to MOSFETs ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,

More information

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

Design of 45 nm Fully Depleted Double Gate SOI MOSFET Design of 45 nm Fully Depleted Double Gate SOI MOSFET 1. Mini Bhartia, 2. Shrutika. Satyanarayana, 3. Arun Kumar Chatterjee 1,2,3. Thapar University, Patiala Abstract Advanced MOSFETS such as Fully Depleted

More information

Abhinav Kranti, Rashmi, S Haldar 1 & R S Gupta

Abhinav Kranti, Rashmi, S Haldar 1 & R S Gupta Indian Journal of Pure & Applied Physics Vol. 4, March 004, pp 11-0 Modelling of threshold voltage adjustment in fully depleted double gate (DG) SOI MOSFETs in volume inversion to quantify requirements

More information

Two Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET

Two Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET Two Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET Sanjeev kumar Singh, Vishal Moyal Electronics & Telecommunication, SSTC-SSGI, Bhilai, Chhatisgarh, India Abstract- The aim

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

Fundamentals of Power Semiconductor Devices

Fundamentals of Power Semiconductor Devices В. Jayant Baliga Fundamentals of Power Semiconductor Devices 4y Spri ringer Contents Preface vii Chapter 1 Introduction 1 1.1 Ideal and Typical Power Switching Waveforms 3 1.2 Ideal and Typical Power Device

More information

MOSFET FUNDAMENTALS OPERATION & MODELING

MOSFET FUNDAMENTALS OPERATION & MODELING MOSFET FUNDAMENTALS OPERATION & MODELING MOSFET MODELING AND OPERATION MOSFET Fundamentals MOSFET Physical Structure and Operation MOSFET Large Signal I-V Characteristics Subthreshold Triode Saturation

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

Temperature-Dependent Characterization of SiC Power Electronic Devices

Temperature-Dependent Characterization of SiC Power Electronic Devices Temperature-Dependent Characterization of SiC Power Electronic Devices Madhu Sudhan Chinthavali 1 chinthavalim@ornl.gov Burak Ozpineci 2 burak@ieee.org Leon M. Tolbert 2, 3 tolbert@utk.edu 1 Oak Ridge

More information

Field-Effect Transistor

Field-Effect Transistor Philadelphia University Faculty of Engineering Communication and Electronics Engineering Field-Effect Transistor Introduction FETs (Field-Effect Transistors) are much like BJTs (Bipolar Junction Transistors).

More information

Lecture (10) MOSFET. By: Dr. Ahmed ElShafee. Dr. Ahmed ElShafee, ACU : Fall 2016, Electronic Circuits II

Lecture (10) MOSFET. By: Dr. Ahmed ElShafee. Dr. Ahmed ElShafee, ACU : Fall 2016, Electronic Circuits II Lecture (10) MOSFET By: Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU : Fall 2017, Electronic Circuits II Introduction The MOSFET (metal oxide semiconductor field effect transistor) is another category

More information

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti

More information

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana

More information

MOSFET Parasitic Elements

MOSFET Parasitic Elements MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current

More information

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor Supporting Information Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor Xiang Xiao 1, Letao Zhang 1, Yang Shao 1, Xiaoliang Zhou 2, Hongyu He 1, and Shengdong Zhang 1,2 * 1 School

More information