KEY FEATURES OVERVIEW
|
|
- Shawn Smith
- 5 years ago
- Views:
Transcription
1 1.0 μm Process Family: XDM10 Modular 1.0μm 350V Trench Insulated BCD Process DESCRIPTION XDM10 is X-Fab s dielectric trench insulated smart power technology. Main target applications are analog switch ICs, driver ICs for capacitive, inductive and resistive loads and EL / piezo driver ICs for applications using 110V net supply. The typical breakdown voltage of the HV-DMOS devices is >350 V or >275V. The modular process combines DMOS, bipolar and processing steps that are compatible with dielectric insulation to provide a wide variety of MOS and bipolar devices with different voltage levels within a dielectric bi-directional high voltage trench insulation on the same die. The 14 layers main process s are available for 350V breakdown voltage of the HV DMOS. These process s provide trench insulation, single level poly with thick gate oxide, a third level metal with power metal. With these main s an optimised self-aligned poly-gate n-channel quasi-vertical DMOS transistor and some bipolar transistors can be made, other process s can be added to integrate transistors, high voltage PMOS transistors, further bipolar elements and a third poly for poly-poly capacitors and high value resistors. KEY FEATURES OVERVIEW Trench (dielectric) insulated thick 6 inch SOI wafers are the base for the XDM10 process. With the dielectric insulation the necessary area needed for 350V insulation is significantly smaller then with junction insulation (especially for high voltage applications) leading to smaller chip sizes. Use of dielectric insulation insures a bi-directional insulation between adjacent components. The quasi vertical DMOS transistor is the basic HV component of the XDM10 technology. The device structure and process parameters are optimised to obtain a drain breakdown voltage of >350V and >275V respectively and maximum drain saturation current with a low on-resistance. The electrical characteristics depend on channel width and length, drift-layer length, drift-layer doping and extended-source field-plate effect. The DMOS device is fabricated with a double-diffused process with a deep p-tub to prevent secondary breakdown. A wide variety of different voltage levels is possible on the same die. The XDM10 process comes with two choices of main s, Single Trench Isolation (SITRIS), and Multiple Trench Isolation (MUTRIS). The SITRIS allows the voltage of up to 350V per single trench. While the MUTRIS s utilizes multiple trenches to allow 350V A high number of different devices are available: High and medium voltage n-channel DMOS Medium voltage PMOS transistors with different voltage levels NPN and PNP transistors with different voltages DEPLTRA (N channel depletion transistors), PODCAP (Poly on diffusion resistor) Scaleable DMOS & PMOS transistors with different numbers of centrepiece NEW: IGBT transistors NEW: HV depletion DMOS transistors NEW: Handle wafer contact resistor OTP option: Zener Zap High voltage and zener diodes Gate oxide and high voltage capacitors Poly resistors with different sheet resistivity Triple level metal, third metal 2.3μm Optional third poly for high value resistor or poly-poly capacitor Doped oxide / polyimide passivation 1μm design rules enable the integration of complex logic 1
2 APPLICATIONS Driver ICs for capacitive Inductive and resistive loads Analog switch ICs Driver ICs for EL and piezo elements High voltage DMOS arrays Half and full bridges with driver and logic High input voltage linear regulators QUALITY ASSURANCE X-FAB spends a lot of effort to improve the product quality and reliability and to provide competent support to the customers. This is maintained by the direct and flexible customer interface, the reliable manufacturing process and complex test and evaluation conceptions, all of them guided by strict quality improvement procedures developed by X-FAB. This comprehensive, proprietary quality improvement system has been certified to fulfill the requirements of the ISO 9001, ISO TS and other standards. DELIVERABLES PCM tested wafers Optional engineering services: Multi Project Wafer (MPW) and Multi Layer Mask Service (MLM) Optional design services: feasibility studies, Place & Route, synthesis, custom block development XDM10 BASIC DESIGN RULES Mask width [µm] Spacing [µm] TRENCH = DIFFD POLYD DIFF POLY CAPRES CONT MET VIA MET VIA MET
3 XDM10 CORE CROSS SECTION XDM10 PROCESS FLOW CORE Module Additional Modules Thick SOI Wafer Trench Trench Cover DMOS Active Area DMOS Polysilicon DMOS Pwell N+ implant P+ Implant Contact Metal 1 Via Metal 2 Via 2 Metal 3 Pads PCM test Back side grinding (on customer request) Final control Handle wafer contact ND Implant n-well p-well active area B Implant ND Implant P Implant polysilicon 1 polysilicon 2 B Implant HWCNT HVDDMOS DEPLTRA PODCAP CAPRES IGBT mask steps 3
4 XDM10 CORE MODULE Module Descriptions Masks No. SITRIS DIMOS up to 350V, single trench 14 XDM10 ADDITIONAL MODULES Module Descriptions Masks No. 5 CAPRES Capacitor / resistor 1 DEPLTRA Depletion transistor 1 PODCAP Polysilicon on diffusion capacitor 1 HVDDMOS High voltage depletion 1 HWCNT Handle wafer contact 1 IGBT IGBT devices 1 XDM10 RESTRICTIONS FOR MODULE COMBINATIONS Module name CAPRES DEPLTRA PODCAP HVDDMOS IGBT Use of the also requires use of the following (s) SITRIS +SITRIS Use of the is not available with the use of the following (s) Active s XDM10 MOS CORE TRANSISTORS VT IDS [µa/µm] BVDS VDS Max VGS 5V NMOS ne > V NMOS nea > V PMOS pe > V PMOS pea > XDM10 MEDIUM VOLTAGE TRANSISTORS VT BVDS RON [kω.µm] VDS Max VGS 20V NMOS nme 0.8 > V PMOS pme 0.75 > V NMOS nmea 0.78 > V PMOS pmea 0.62 > V NMOS nmeb 0.8 >
5 Active s (Continued) XDM10 HV TRANSISTORS VT BVDS RON [Ω] VDS VGS 275V PMOS pha 0.85 > V PMOS phc 0.85 > V PMOS, scalable phes * - > * This is a scalable devices, where the number of centrepieces can be varied. Please refer to process specification documents for details XDM10 DMOS TRANSISTORS VT RON [Ω] BVDS VDS VGS Max ID [ma] 350V DMOS, 360Ω nd32a1 SITRIS > V DMOS, scalable nd32cs1 * SITRIS - - > V DMOS, 2kΩ nd25a SITRIS > V DMOS, scalable nd25ds * SITRIS - - > V DMOS, 370Ω nd34a SITRIS > V DMOS, scalable nd34bs * SITRIS > V DMOS, scalable, wide metal connection nd34bsw * SITRIS - - > V DMOS, 580Ω nd31a SITRIS > V DMOS, scalable nd31bs * SITRIS > V DMOS, scalable, wide metal connection nd31bsw* SITRIS - - > V DMOS, scalable nd22as* SITRIS > * These are scalable devices, where the number of centrepieces can be varied. Please refer to process specification documents for details. * The values shown for nd34bs, nd31bs devices are with 2 centrepieces; nd22as, device is with 32 centrepieces. * The parameter values of nd34bsw, nd31bsw with x centerpieces is equivalent to the nd34bs, nd31bs with x+4 centerpieces respectively. These devices features a wider source metal connection in order to allow for a higher drain current operating condition. XDM10 DEPLETION TRANSISTORS Available with VT IDS [µa/µm] BVDS VDS VGS Max ID [ma] N-channel depletion ndep DEPLTRA > V depl DMOS, scalable ndd37as* HVDDMOS > V depl DMOS, scalable ndd27as* HVDDMOS > * The values shown for ndd37as device is with 5 centrepieces; and ndd27as device is with 4 centrepieces. XDM10 IGBT TRANSISTORS VT BVCE ICE leak [na] VCE VGE Max IC [ma] 400V IGBT ni34a IGBT 1.7 > 400 < V IGBT ni34b IGBT 1.7 > 400 <
6 Active s (Continued) XDM10 BIPOLAR TRANSISTORS BETA VA BVCEO VBE [mv] max. VCE 80V vertical NPN qna SITRIS > V lateral PNP qpc SITRIS > V high gain vertival NPN qnb > V lateral PNP qpd > V vertical NPN qnvc > V vertical NPN qnvd > Passive s XDM10 DIFFUSION RESISTORS RS[Ω/ ] Temp. Coeff. [10-3 /K] Max VTB PWELLD rpwd SITRIS NDIFF rdiffn PDIFF rdiffp PWELL rpw XDM10 POLY RESISTORS RS[Ω/ ] Temp. Coeff. [10-3 /K] Max VTB POLYD, P+ impl. rpd, rpd_3* SITRIS POLY1, N+ impl. rp1, rp1_3* SITRIS High resistive POLY2 rp2hr, rp2hr_3* CAPRES HV high resistive POLY2 rp2hrhv, rp2hrhv_3* CAPRES Low TC POLY2 rp2ltc rp2ltc_3* CAPRES * Improved decription of bulk voltage dependency model XDM10 METAL RESISTORS RS [Ω/ ] Thickness [µm] Max J/W [ma/µm] Temp. Coeff. [10-3 /K] Max VTB MET1 rm1 SITRIS /350 * MET2 rm2 SITRIS /350 * MET3 rm3 SITRIS /350 * * MET/MET_MV values XDM10 PIP CAPACITORS Area Cap [ff/µm²] Perimeter Cap [ff/µm] BV VCC Poly1-Poly2 cpp CAPRES >
7 Passive s (Continued) XDM10 SANDWICH CAPACITOR BV Area Cap [ff/µm²] Perimeter Cap. [ff/µm] VTB VCC PolyD-M2-M3 Sandwich csandwt SITRIS > XDM10 POD CAPACITOR Area Cap [ff/µm²] Perimeter Cap [ff/µm] Temp coeff [10-3 /K] VCC Poly1-gate oxide-n+ cpod PODCAP XDM10 PROTECTION DIODE BV Forward Voltage V temp coeff [mv/k] Ibd[mA] 4.8V zener dzeb SITRIS V dnda SITRIS V dpda SITRIS * 200V dpwda SITRIS > * 505V with 2 centerpieces dpwdb SITRIS * 495V with 2 centerpieces dpwdc SITRIS * * max Ibd for 100ms XDM10 SCHOTTKY DIODES Forward Voltage I leakage [na] BV Vreverse 30V Schottky dsa SITRIS 0.72 < V Schottky dsb 0.72 < XDM10 DIFFUSION DIODES Area junc. cap. [ff/µm²] Sidewall Cap. [ff/µm] BV Junc. Potential Vreverse NDIFF/PWELL dn PDIFF/NWELL dp PWELL/NSUB-NWELL dpw PDIFFD/NSUB dpd SITRIS PWELLD/NSUB dpwd SITRIS OTP XDM10 ZENER ZAP DIODE Avaialble with BV, unzap Ileak, unzap [na] Rzapped [Ω] Max Iread [ma] Zener Zap dzap * < 50 1 * The zener zap diode, dzap is only intended as a programmable element. 7
8 Standard Cells Libraries XDM10 LOGIC LIBRARY Voltage range Category Density * r_factor ** Main features D_CELLS 3.3V & 5.0V trench isolated, standard ML2: 0.5 ML2: 2.86 Trench isolated, standard speed & power * library density: kge/mm 2 at given routing factor (GE = NAND2 Gate Equivalent) ML2: 2 metal layer routing ** r_factor = Routing_factorPlace&Route_area = Cell_area * Routing_factor(averaged value: because routing factor, means wiring overhead, is netlist dependent)utilization [%] = 1/ routing_factor * 100, e.g. r_factor = 2.68; utilization = 1/2.86 * 100 = 35% I/O Libraries XDM10 I/O LIBRARY Library Feature Voltage Range Application benefits IO_CELLS_F Standard 3.3V & 5.0V Core limited, trench isolated ANALOG LIBRARIES XDM10 A_CELLS ANALOG LIBRARY Library Cell Operating conditions Required Operational Amplifier aopac01 VDD: 4.5V to 5.5V; T: C, CAPRES Bias Cells abaic02 abiac04 acsoc02 VDD: 4.5V to 5.5V; T: C Bias Cells abiac06 VDD: 4.5V to 5.5V; T: C, CAPRES Comparators acmpc01 acmpc02 acmpc03 acmpc04 VDD: 4.5V to 5.5V; T: C ADC aadcc01 VDDA: 4.5V to 5.5V; T: C, CAPRES DAC adacc01 adacc02 adacc03 VDDA: 4.5V to 5.5V; T: C, CAPRES RC Oscillators arcoc01 arcoc02 arcoc03 VDD: 4.5V to 5.5V; T: C, CAPRES RC Oscillators arcoc04 VDD: 4.5V to 5.5V; T: C Power-On-Reset aporc01 aporc02 aporc03 VDD: 4.5V to 5.5V; T: C 8
9 EXAMPLES FOR MEASURED AND MODELED PARAMETER CHARACTERISTICS nd32a: Output characteristic of a typical wafer VGS = 2.5, 3.0, 3.5, 4.0, 4.5, 5.0V, + = measured, solid line = BSIM3v3 model nd25b: Output characteristic of a typical wafer VGS = 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0V, + = measured, solid line = BSIM3v3 model nd32cs: On resistance vs. Number of centrepieces of a typical wafer phes: On resistance vs. Number of centrepieces of a typical wafer ndep: Output characteristic of a typical wafer W/L=20/20 VGS = 0.0, 1.0, 2.0, 3.0, 4.0, 5.0V, VSB = 0V + = measured, solid line = BSIM3v3 model dzap: Reverse characteristic of a typical wafer + = measured unzapped, solid line = model unzapped, x = measured zapped, dashed line = model zapped 9
10 XDM10 SUPPORTED EDA TOOLS Synthesis Frontend Design Environment Digital Simulation Timing, Power, Signal-Integrity Analysis Mixed-Signal- Simulators Analog Simulators Mixed Signal Environment Floorplanning, Place & Route Layout / Chip assembly drawing Verification & SignOff Tape Out / GDSII Note: Diagram shows overview of reference flow at X-FAB. Detailed information of supported EDA tools for major vendors like Cadence, Mentor and Synopsys can be found on X-FAB s online technical information center X-TIC. X-FAB'S IC DEVELOPMENT KIT "THEKIT" The X-FAB IC Development Kit is a complete solution for easy access to X-FAB technologies. TheKit is the best interface between standard CAE tools and X-FAB s processes and libraries. TheKit is available in two versions, the Master Kit and the Master Kit Plus. Both versions contain documentation, a set of software programs and utilities, digital and I/O libraries which contain full front-end and back-end information for the development of digital, analog and mixed signal circuits. Tutorials and application notes are included as well. The Master Kit Plus additionally provides a set of general purpose analog functions mentioned in section Analog Library Cells and is subject to a particular license. CONTACT Marketing & Sales Headquarters X-FAB Semiconductor Foundries AG Haarbergstr. 67, Erfurt, Germany Tel.: Fax: info@xfab.com Web: Technology & Design Support hotline@xfab.com Silicon Foundry Services sifo@xfab.com DISCLAIMER Products sold by X-FAB are covered by the warranty provisions appearing in its Term of Sale. X-FAB makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. X-FAB reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with X-FAB for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as medical life-support or life-sustaining equipment are specifically not recommended without additional processing by X-FAB for each application. The information furnished by X-FAB is believed to be correct and accurate. However, X-FAB shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of X-FAB s rendering of technical or other services by X-FAB Semiconductor Foundries AG. All rights reserved. 10
XDH μm Process Family: Modular 1.0μm 650V Trench Insulated BCD Process DESCRIPTION
1.0 μm Process Family: XDH10 Modular 1.0μm 650V Trench Insulated BCD Process DESCRIPTION X-FAB s XDH10 is a robust dielectric trench insulated Ultra High Voltage (UHV) technology. Main target applications
More informationXI μm Process Family: The XI10 series is X-Fab's 1.0-micron Modular Silicon-On-Insulator Technology DESCRIPTION
1.0 μm Process Family: XI10 The XI10 series is X-Fab's 1.0-micron Modular Silicon-On-Insulator Technology DESCRIPTION The XI10 series is X-FAB s 1.0 micron Modular Non-fully Depleted SOI CMOS Technology.
More information0.8 µm CMOS Process CX Micron Modular Mixed Signal Technology. Description. Key Features. Applications. Quality Assurance.
0.8 µm CMOS Process CX08 MIXED-SIGNAL FOUNDRY EXPERTS 0.8 Micron Modular Mixed Signal Technology Description The CX08 Series is X-FAB s 0.8 Micron Modular Mixed Signal Technology. Main target applications
More informationXT μm Process Family: 0.6 Micron Modular Trench Isolated SOI CMOS Technology DESCRIPTION
0.6 μm Process Family: XT06 0.6 Micron Modular Trench Isolated SOI CMOS Technology DESCRIPTION The XT06 Series completes X-FAB s 0.6 Micron Modular Mixed Signal Technology. XT06 uses dielectric isolation
More informationXC μm Process Family: 0.18 Micron Modular RF enabled CMOS Technology DESCRIPTION
0.18 μm Process Family: XC018 0.18 Micron Modular RF enabled CMOS Technology DESCRIPTION The XC018 series is X-FAB s 0.18 micron Modular Logic and Mixed Signal Technology. The platfrom is ideal for SOC
More informationXHB μm Process Family: 0.6 Micron Modular High Voltage High Precision Analog RF Technology DESCRIPTION KEY FEATURES OVERVIEW
0.6 μm Process Family: XHB06 0.6 Micron Modular High Voltage High Precision Analog RF Technology DESCRIPTION The XHB06 is X-FAB's 0.6 Micron High-Voltage High Precision Analog RF Technology, optimized
More information1.0 μm CMOS Process XC10. One Micron Modular Mixed Signal Technology. Description. Key Features. Applications. Quality Assurance.
1.0 μm CMOS XC10 One Micron Modular Mixed Signal Technology MIXED-SIGNAL FOUNDRY EXPERTS Description The XC10 Series is X-FAB s One-Micron Modular Mixed Signal Technology. Main target applications are
More informationHigh Temperature Mixed Signal Capabilities
High Temperature Mixed Signal Capabilities June 29, 2017 Product Overview Features o Up to 300 o C Operation o Will support most analog functions. o Easily combined with up to 30K digital gates. o 1.0u
More information0.6 µm BiCMOS Process Family XB06
.6 µm BiCMOS Process Family XB6 MIXED-SIGNAL FOUNDRY EXPERTS.6 Micron Modular BiCMOS Technology Description The XB6 Series is X-FAB s.6 Micron BiCMOS Technology. Main target applications are RF circuits
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More information1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1
Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance
More informationXA μm Process Family: 0.35 Micron High Temperature Modular CMOS Technology DESCRIPTION
0.35 μm Process Family: XA035 0.35 Micron High Temperature Modular CMOS Technology DESCRIPTION The XA035 Series is X-FAB s 0.35 Micron High Temperature CMOS Technology. Main target applications are high
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationA New High Performance Complementary Bipolar Technology Featuring 45GHz NPN and 20GHz PNP Devices.
A New High Performance Complementary Bipolar Technology Featuring 45GHz NPN and 20GHz PNP Devices. M C Wilson, P H Osborne, S Thomas and T Cook Mitel Semiconductor Cheney Manor, Swindon, Wiltshire, SN2
More information2.8 - CMOS TECHNOLOGY
CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical
More informationBiCMOS055 Technology Offer
BiCMOS055 Technology Offer STMicroelectronics Technology & Design Platforms, Crolles February 2016 Best-in-class BiCMOS BiCMOS055 (B55)* is: The latest BiCMOS technology developed in STMicroelectronics
More information700 SERIES 20V BIPOLAR ARRAY FAMILY
Device Engineering Incorporated 0 E. Fifth St. Tempe, AZ 858 Phone: (480) 303-08 Fax: (480) 303-084 E-mail: admin@deiaz.com 00 SERIES 0V BIPOLAR ARRAY FAMILY FEATURES 0V bipolar analog array family of
More informationBCD Technology. Sense & Power and Automotive Technology R&D. January 2017
BCD Technology Sense & Power and Automotive Technology R&D January 2017 Content 2 BCD in ST Technology platform details Content 3 BCD in ST Technology platform details What is BCD? 4 A concept invented
More informationTexas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT
Texas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationMLX83100 Automotive DC Pre-Driver EVB83100 for Brushed DC Applications with MLX83100
EVB83100 for Brushed DC Applications with MLX83100 Stefan Poels JULY 17, 2017 VAT BE 0435.604.729 Transportstraat 1 3980 Tessenderlo Phone: +32 13 67 07 95 Mobile: +32 491 15 74 18 Fax: +32 13 67 07 70
More information+1 (479)
Introduction to VLSI Design http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Invention of the Transistor Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationIMC-Hall Current Sensor
CSA-1V IMC-Hall Current Sensor Features: IMC-Hall technology - Very high sensitivity due to integrated magnetic concentrator Sensitive to a magnetic field parallel to the chip surface Linear output voltage
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationMAAL DIESMB. Low Noise Amplifier DC - 28 GHz. Features. Functional Schematic 1. Description. Pin Configuration 2. Ordering Information. Rev.
MAAL-11141-DIE Features Ultra Wideband Performance Noise Figure: 1.4 db @ 8 GHz High Gain: 17 db @ 8 GHz Output IP3: 28 dbm @ 8 GHz Bias Voltage: V DD = - V Bias Current: I DSQ = 6 - ma Ω Matched Input
More information700 SERIES 20V BIPOLAR ARRAY FAMILY
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com 700 SERIES 20V BIPOLAR ARRAY FAMILY FEATURES 20V bipolar analog
More informationHI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.
HI-HS Data Sheet September 4 FN.4 High Speed, Quad SPST, CMOS Analog Switch The HI-HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit
More informationEVB /915MHz Transmitter Evaluation Board Description
General Description The TH708 antenna board is designed to optimally match the differential power amplifier output to a loop antenna. The TH708 can be populated either for FSK, ASK or FM transmission.
More informationChapter 1. Introduction
EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationCypress CY7C PVC USB 2.0 Integrated Microcontroller Process Analysis
March 12, 2004 Cypress CY7C68013-56PVC USB 2.0 Integrated Microcontroller Process Analysis Introduction... Page 1 List of Figures... Page 2 Device Summary... Page 6 Device Identification Package and Assembly
More informationUHF RFID Micro Reader Reference Design Hardware Description
Application Micro Note Reader Reference Design AS399x UHF RFID Reader ICs UHF RFID Micro Reader Reference Design Hardware Description Top View RF Part Bottom View RF Part www.austriamicrosystems.com/rfid
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationEVB /433MHz Transmitter Evaluation Board Description
Features! Fully integrated, PLL-stabilized VCO! Frequency range from 310 MHz to 440 MHz! FSK through crystal pulling allows modulation from DC to 40 kbit/s! High FSK deviation possible for wideband data
More information"Half-Bridge" IGBT INT-A-PAK (Ultrafast Speed IGBT), 200 A
INT-A-PAK "Half-Bridge" IGBT INT-A-PAK FEATURES Vishay High Power Products Generation 4 IGBT technology Ultrafast: Optimized for high speed 8 khz to 4 khz in hard switching, > 2 khz in resonant mode Very
More informationLecture 19 Real Semiconductor Switches and the Evolution of Power MOSFETS A.. Real Switches: I(D) through the switch and V(D) across the switch
Lecture 19 Real Semiconductor Switches and the Evolution of Power MOSFETS 1 A.. Real Switches: I(D) through the switch and V(D) across the switch 1. Two quadrant switch implementation and device choice
More informationInsulated Gate Bipolar Transistor Trench PT IGBT, 600 V, 250 A
VS-GP5SA6S Insulated Gate Bipolar Transistor Trench PT IGBT, 6 V, 5 A Proprietary Vishay IGBT Silicon L Series SOT-7 PRIMARY CHARACTERISTICS V CES 6 V I C DC () 39 A at 9 C V CE(on) typical at A, 5 C.
More informationI E I C since I B is very small
Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while
More informationMaxim MAX3940E Electro-Absorption Modulator Structural Analysis
May 23, 2006 Maxim MAX3940E Electro-Absorption Modulator Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationLecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1
Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1 LECTURE 190 CMOS TECHNOLOGY-COMPATIBLE DEVICES (READING: Text-Sec. 2.9) INTRODUCTION Objective The objective of this presentation is
More informationInsulated Gate Bipolar Transistor Ultralow V CE(on), 250 A
Insulated Gate Bipolar Transistor Ultralow V CE(on), 50 A VS-GA50SA60S PRODUCT SUMMARY V CES V CE(on) (typical) at 00 A, 5 C I C at T C = 90 C () Speed Package Circuit SOT-7 600 V.33 V 50 A DC to khz SOT-7
More informationOki 2BM6143 Microcontroller Unit Extracted from Casio GW2500 Watch 0.25 µm CMOS Process
Oki 2BM6143 Microcontroller Unit Extracted from Casio GW2500 Watch 0.25 µm CMOS Process Custom Process Review with TEM Analysis For comments, questions, or more information about this report, or for any
More informationPlease find the latest version of this datasheet and related information such as application notes on our website
CSA-1V Current Sensor Features: Sensitive to a magnetic field parallel to the chip surface Very high sensitivity Linear output voltage proportional to a magnetic field Wide -band: DC to 100kHz Very low
More informationSE AAA-000 RE SE AAA-000 RE UA AAA-000 BU UA AAA-000 BU UA AAA-000 CA. SE for TSOT, UA for TO-92(Flat) BU for Bulk, CA for Ammopack
Features and Benefits Wide operating voltage range from 3.5V to 24V Medium sensitivity CMOS technology Chopper-stabilized amplifier stage Low current consumption Open drain output Thin SOT23 3L and flat
More informationAnalog Devices AD7658 Analog to Digital Converter icmos Process Technology Process Review
November 1, 2005 Analog Devices AD7658 Analog to Digital Converter icmos Process Technology Process Review For comments, questions, or more information about this report, or for any additional technical
More informationTable of Contents 1 Functional Diagram General Description Glossary of Terms Absolute Maximum Ratings Pin Definitions and
Features and Benefits Wide operating voltage range from 3.5V to 24V Medium sensitivity CMOS technology Chopper-stabilized amplifier stage Low current consumption Open drain output Thin SOT23 3L RoHS Compliant
More informationParameter Symbol Min Typ Max Unit Note Strip Length L 300±2 mm Active length = 300mm Strip Width W 10±0.2 mm Active width = 10mm 1,3±0, 15
AS5311 Magnetic Multipole Strip MS10-300 Pole Length 1.0mm, 300 Poles 1 General This specification defines the dimensional and magnetic properties of a multipole magnetic strip for use with the AS5311
More informationGaN Power Switch & ALL-Switch TM Platform. Application Notes AN01V650
GaN Power Switch & ALL-Switch TM Platform Application Notes AN01V650 Table of Contents 1. Introduction 3 2. VisIC GaN Switch Features 4 2.1 Safe Normally OFF circuit : 5 2.2 D-Mode GaN Transistor: 8 3.
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More information"High Side Chopper" IGBT SOT-227 (Trench IGBT), 100 A
"High Side Chopper" IGBT SOT-227 (Trench IGBT), A FEATURES Trench IGBT technology VS-GTNA2UX SOT-227 PRODUCT SUMMARY V CES 2 V I C DC A at 7 C V CE(on) typical at A, 25 C 2.36 V Package SOT-227 Circuit
More informationSEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET
SEMICONDUCT ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS Class XII : PHYSICS WKSHEET 1. How is a n-p-n transistor represented symbolically? (1) 2. How does conductivity of a semiconductor change
More informationXP1080-QU-EV1. Power Amplifier GHz. Functional Schematic. Features. Description. Pin Configuration 1. Ordering Information. Rev.
2 3 4 5 6 7 8 16 15 14 13 12 11 10 Features Linear On-Chip Power Detector Output Power Adjust 25.0 db Small Signal Gain +27.0 dbm P1dB Compression Point +38.0 dbm OIP3 Lead-Free 7 mm 28-lead SMD Package
More informationAptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor
Aptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical
More informationAS1101, AS1102, AS1103, AS1104 Low-Dropout LED Drivers
AS11, AS12, AS13, AS14 Low-Dropout LED Drivers Data Sheet 1 General Description The AS11/AS12/AS13/AS14 are LED drivers designed to match current source bias for any color LED, including white and blue.
More informationUS2882. Bipolar Hall Switch Very High Sensitivity. Features and Benefits. Application Examples. 1 Functional Diagram 2 General Description
Features and Benefits Wide operating voltage range from 3.5V to 24V Very high magnetic sensitivity CMOS technology Chopper-stabilized amplifier stage Low current consumption Open drain output Thin SOT23
More informationSimple Power IC for the Switched Current Power Converter: Its Fabrication and Other Applications March 3, 2006 Edward Herbert Canton, CT 06019
Simple Power IC for the Switched Current Power Converter: Its Fabrication and Other Applications March 3, 2006 Edward Herbert Canton, CT 06019 Introduction: A simple power integrated circuit (power IC)
More informationPIN Diode Chips Supplied on Film Frame
DATA SHEET PIN Diode Chips Supplied on Film Frame Applications Switches Attenuators Features Preferred device for module applications PIN diodes supplied are 00% tested, saw cut, and mounted on film frame
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationAN1224 Application note
Application note Evaluation board using SD57045 LDMOS RF transistor for FM broadcast application Introduction LDMOS technology allows the manufacturing of high efficiency and high gain amplifiers for FM
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationProgress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements
Progress Energy Distinguished University Professor Jay Baliga April 11, 2019 Acknowledgements 1 Outline SiC Power MOSFET Breakthroughs achieved at NCSU PRESiCE: SiC Power Device Manufacturing Technology
More informationMicrochip PIC18F4320-I/ML Enhanced Flash Microcontroller Structural Analysis
March 13, 2006 Microchip PIC18F4320-I/ML Enhanced Flash Microcontroller Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning
More informationECEN474/704: (Analog) VLSI Circuit Design Fall 2016
ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No
More informationXH μm Process Family: 0.35 Micron Modular Analog Mixed Signal Technology with RF capability and HV Extensions DESCRIPTION
0.35 μm Process Family: XH035 0.35 Micron Modular Analog Mixed Signal Technology with RF capability and HV Extensions DESCRIPTION The XH035 series is X-FAB s 0.35-micron Modular RF capable Mixed Signal
More informationHI-201HS. High Speed Quad SPST CMOS Analog Switch
SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationIGBT SIP Module (Short Circuit Rated Ultrafast IGBT)
IGBT SIP Module (Short Circuit Rated Ultrafast IGBT) IMS-2 PRIMARY CHARACTERISTICS OUTPUT CURRENT IN A TYPICAL 20 khz MOTOR DRIVE V CES 600 V I RMS per phase (3. kw total) with T C = 90 C A RMS T J 25
More informationTOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT40T321. DC I C 40 A 1ms I CP 80. DC I F 30 A 1ms I FP 80
GT4T TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT4T Consumer Application Voltage Resonance Inverter Switching Application Sixth Generation IGBT Unit: mm FRD included between emitter
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationBiCMOS Circuit Design
BiCMOS Circuit Design 1. Introduction to BiCMOS 2. Process, Device, and Modeling 3. BiCMOS Digital Circuit Design 4. BiCMOS Analog Circuit Design 5. BiCMOS Subsystems and Practical Considerations Tai-Haur
More informationOptocoupler, Phototransistor Output, with Base Connection
FEATURES Isolation test voltage 5 V RMS A C 6 5 B C Long term stability Industry standard dual-in-line package Lead (Pb-free component NC E Component in accordance to RoHS /95/EC and WEEE /96/EC i79 AGENCY
More informationECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse
More informationInsulated Gate Bipolar Transistor (Ultrafast IGBT), 75 A
Not Available for New Designs, Use VSGB9SAU Insulated Gate Bipolar Transistor (Ultrafast IGBT), 75 A VSGB75SAUP SOT7 PRODUCT SUMMARY V CES V I C DC 75 A at 95 C V CE(on) typical at 75 A, 5 C 3.3 V Package
More informationThe Art of ANALOG LAYOUT Second Edition
The Art of ANALOG LAYOUT Second Edition Alan Hastings 3 EARSON Pearson Education International Contents Preface to the Second Edition xvii Preface to the First Edition xix Acknowledgments xxi 1 Device
More informationMicroelectronics, BSc course
Microelectronics, BSc course MOS circuits: CMOS circuits, construction http://www.eet.bme.hu/~poppe/miel/en/14-cmos.pptx http://www.eet.bme.hu The abstraction level of our study: SYSTEM + MODULE GATE CIRCUIT
More informationVolterra VT1115MF PWM Controller Chip
Process Review with Supplementary TEM Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales
More informationCA3290, CA3290A. BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output. Features. Applications. Pinout. Ordering Information
Data Sheet September 99 File Number 09.3 BiMOS Dual Voltage Comparators with MOSFET Input, Bipolar Output The CA390A and CA390 types consist of a dual voltage comparator on a single monolithic chip. The
More informationEE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC
EE 330 Lecture 27 Bipolar Processes Comparison of MOS and Bipolar Proces JFET Special Bipolar Processes Thyristors SCR TRIAC Review from a Previous Lecture B C E E C vertical npn B A-A Section B C E C
More informationDATASHEET HI-201HS. Features. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) High Speed, Quad SPST, CMOS Analog Switch
DATASHEET HI-21HS High Speed, Quad SPST, CMOS Analog Switch The HI-21HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit consists of
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationFast IC Power Transistor with Thermal Protection
Fast IC Power Transistor with Thermal Protection Introduction Overload protection is perhaps most necessary in power circuitry. This is shown by recent trends in power transistor technology. Safe-area,
More informationTOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT40T321. DC I C 40 A 1ms I CP 80. DC I F 30 A 1ms I FP 80
GT4T TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT4T Consumer Application Voltage Resonance Inverter Switching Application Sixth Generation IGBT Unit: mm FRD included between emitter
More informationTOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT60N321
GTN3 TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GTN3 High-Power Switching Applications Fourth Generation IGBT Unit: mm FRD included between and collector Enhancement mode type High
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationTOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT60M324
GT6M4 TOSHIBA Insulated Gate Bipolar Transistor Silicon N Channel IGBT GT6M4 Consumer Application Voltage Resonance Inverter Switching Application Sixth Generation IGBT Unit: mm FRD included between emitter
More informationOptocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package
ILD25T, ILD26T, ILD27T, ILD211T, ILD213T Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package i17925 A1 C2 A3 C4 i17918-2 8C 7E 6C 5E DESCRIPTION The ILD25T, ILD26T, ILD27T, ILD211T, and ILD213T
More informationFabrication, Corner, Layout, Matching, & etc.
Advanced Analog Building Blocks Fabrication, Corner, Layout, Matching, & etc. Wei SHEN (KIP) 1 Fabrication Steps for MOS Wei SHEN, Universität Heidelberg 2 Fabrication Steps for MOS Wei SHEN, Universität
More informationPowerDsine/Freescale
April 25, 2005 PowerDsine/Freescale PD64004 4 Channel Power-Over-Ethernet (POE) Manager Process Review For questions, comments, or more information about this report, or for any additional technical needs
More informationBasic Layout Techniques
Basic Layout Techniques Rahul Shukla Advisor: Jaime Ramirez-Angulo Spring 2005 Mixed Signal VLSI Lab Klipsch School of Electrical and Computer Engineering New Mexico State University Outline Transistor
More information