Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1

Size: px
Start display at page:

Download "Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page 190-1"

Transcription

1 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page LECTURE 190 CMOS TECHNOLOGY-COMPATIBLE DEVICES (READING: Text-Sec. 2.9) INTRODUCTION Objective The objective of this presentation is examine devices that are compatible with CMOS technology Outline Compatible active devices the BJT lateral transistor Latchup and ESD Temperature and noise characteristics Summary Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page COMPATIBLE ACTIVE DEVICES Lateral Bipolar Junction Transistor P-Well Process NPN Lateral- n + n + n + n-substrate

2 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Lateral Bipolar Junction Transistor - Continued Field-aided LateralßF 50 to 100 depending on the process V Gate Keep channel from forming n + n + n + n-substrate Good geometry matching Low 1/f noise (if channel doesn t form) Acts like a photodetector with good efficiency Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Geometry of the Lateral PNP BJT Minimum Size layout of a single emitter dot lateral PNP BJT: 40 emitter dot LPNP transistor (total device area is 0.006mm2 in a 1.2µm CMOS process): p-diffusion contact p-substrate diffusion contact Lateral 31.2 µm 71.4 µm Gate Lateral 33.0 µm Gate (poly) 84.0 µm

3 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Performance of the Lateral PNP BJT Schematic: Gate Lateral Vertical ( ) ß L vs I CL for the 40 emitter Lateral efficiency versus I E for the 40 dot LPNP BJT: emitter dot LPNP BJT: 150 V CE = 4.0 V 1.0 Lateral ß V CE = 0.4 V Lateral Efficiency V CE = 0.4V V CE = 4.0 V na 10 na 100 na 1 µa 10 µa 100 µa 1 ma 1 na 10 na 100 na 1 µa 10 µa 100 µa 1 ma Current Lateral Current Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Performance of the Lateral PNP BJT - Continued Typical Performance for the 40 emitter dot LPNP BJT: Transistor area mm2 Lateral ß 90 Lateral efficiency 0.70 resistance 150 Ω E 5 Hz 2.46 nv / Hz E n (midband) 1.92 nv / Hz f c (E n ) 3.2 Hz I 5 Hz 3.53 pa / Hz I n (midband) 0.61 pa / Hz f c (In) 162 Hz f T Early voltage 85 MHz 16 V

4 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page High Voltage MOS Transistor The well can be substituted for the drain giving a lower conductivity drain and therefore higher breakdown voltage. NMOS in example: Source Gate Drain Substrate Oxide Polysilicon Source n+ Channel n+ p-substrate Fig Drain-substrate/channel can be as large as 20V or more. Need to make the channel longer to avoid breakdowns via the channel. Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Latch-up in CMOS Technology Latch-up Mechanisms 1. SCR regenerative switching action. 2. Secondary breakdown. 3. Sustaining voltage breakdown. Parasitic lateral PNP and vertical NPN BJTs in a CMOS technology: ;; ;; ;; A ;; n+;; ;; ;; ;; B ;; ;; ;; ;; D G S S G D VSS n+ n+ R N - R P - n- substrate Equivalent circuit of the SCR formed from the parasitic BJTs: + A - V in V out B B R N - R P - A Fig Fig

5 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Preventing Latch-Up in a P-Well Technology 1.) Keep the source/drain of the MOS device not in the well as far away from the well as possible. This will lower the value of the BJT betas. 2.) Reduce the values of R N - and R P -. This requires more current before latch-up can occur. 3.) Make a p - diffusion around the. This shorts the collector of Q1 to ground. p-channel transistor n+ guard bars n-channel transistor guard bars n- substrate Figure For more information see R. Troutman, CMOS Latchup, Kluwer Academic Publishers. Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Electrostatic Discharge Protection (ESD) Objective: To prevent large external voltages from destroying the gate oxide. Electrical equivalent circuit to diode To internal gates n+ to p-substrate diode Metal VDD VSS Implementation in CMOS technology resistor Bonding Pad n+ p-substrate Fig

6 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Temperature Characteristics of Transistors Fractional Temperature Coefficient TCF = x x 1 T Typically in ppm/ C MOS Transistor V T = V(T 0 ) + α(t-t 0 ) +,where α -2.3mV/ C (200 K to 400 K) µ = K µ T-1.5 BJT Transistor Reverse Current, I S : 1 S I S I T = 3 T + 1 V G0 T kt/q Empirically, I S doubles approximately every 5 C increase Forward Voltage, v D : v D Τ = - V G0 - v D T - 3kT/q T -2mV/ C at v D = 0.6V Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Noise in Transistors Shot Noise i 2 = 2qI D f (amperes 2 ) where q = charge of an electron I D = dc value of i D f = bandwidth in Hz Noise current spectral density = i 2 f (amperes2 /Hz) Thermal Noise Resistor: v 2 = 4kTR f (volts 2 ) MOSFET: i D 2 = 8kTg m f 3 (ignoring bottom gate) where k = Boltzmann s constant R = resistor or equivalent resistor in which the thermal noise is occurring. g m = transconductance of the MOSFET

7 Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page Noise in Transistors - Continued Flicker (1/f) Noise I a i D 2 = K f f b f where K f = constant (10-28 Farad amperes) a = constant (0.5 to 2) b = constant ( 1) Noise power spectral density 1/f log(f) Fig Lecture 190 CMOS Technology, Compatible Devices (10/28/01) Page SUMMARY Active devices compatible with standard CMOS technology are: - Lateral BJTs - Vertical BJTs (not shown) Other considerations - Latchup - Electrostatic Breakdown - Temperature and noise characteristics of transistors

2.8 - CMOS TECHNOLOGY

2.8 - CMOS TECHNOLOGY CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Basic Fabrication Steps

Basic Fabrication Steps Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor

More information

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT 1. OBJECTIVES 1.1 To practice how to test NPN and PNP transistors using multimeter. 1.2 To demonstrate the relationship between collector current

More information

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught

More information

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught

More information

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD

More information

SAMPLE FINAL EXAMINATION FALL TERM

SAMPLE FINAL EXAMINATION FALL TERM ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need

More information

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester WK 5 Reg. No. : Question Paper Code : 27184 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Time : Three hours Second Semester Electronics and Communication Engineering EC 6201 ELECTRONIC DEVICES

More information

Device Technologies. Yau - 1

Device Technologies. Yau - 1 Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain

More information

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Metal-Oxide-Silicon (MOS) devices PMOS. n-type Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number

More information

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC EE 330 Lecture 27 Bipolar Processes Comparison of MOS and Bipolar Proces JFET Special Bipolar Processes Thyristors SCR TRIAC Review from a Previous Lecture B C E E C vertical npn B A-A Section B C E C

More information

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP.

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP. SPECIFICATIONS (@ V IN = 15 V and 25 C unless otherwise noted.) Model AD584J AD584K AD584L Min Typ Max Min Typ Max Min Typ Max Unit OUTPUT VOLTAGE TOLERANCE Maximum Error 1 for Nominal Outputs of: 10.000

More information

EE 330 Lecture 21. Bipolar Process Flow

EE 330 Lecture 21. Bipolar Process Flow EE 330 Lecture 21 Bipolar Process Flow Exam 2 Friday March 9 Exam 3 Friday April 13 Review from Last Lecture Simplified Multi-Region Model I C βi B JSA IB β V 1 V E e V CE BE V t AF V BE >0.4V V BC

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

Power Semiconductor Devices

Power Semiconductor Devices TRADEMARK OF INNOVATION Power Semiconductor Devices Introduction This technical article is dedicated to the review of the following power electronics devices which act as solid-state switches in the circuits.

More information

Insulated Gate Bipolar Transistor (IGBT)

Insulated Gate Bipolar Transistor (IGBT) nsulated Gate Bipolar Transistor (GBT) Comparison between BJT and MOS power devices: BJT MOS pros cons pros cons low V O thermal instability thermal stability high R O at V MAX > 400 V high C current complex

More information

Topic 3. CMOS Fabrication Process

Topic 3. CMOS Fabrication Process Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter

More information

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )

More information

Single Channel Protector in an SOT-23 Package ADG465

Single Channel Protector in an SOT-23 Package ADG465 a Single Channel Protector in an SOT-23 Package FEATURES Fault and Overvoltage Protection up to 40 V Signal Paths Open Circuit with Power Off Signal Path Resistance of R ON with Power On 44 V Supply Maximum

More information

Chapter 3 CMOS processing technology (II)

Chapter 3 CMOS processing technology (II) Chapter 3 CMOS processing technology (II) Twin-tub CMOS process 1. Provide separate optimization of the n-type and p-type transistors 2. Make it possible to optimize "Vt", "Body effect", and the "Gain"

More information

MOS Field-Effect Transistors (MOSFETs)

MOS Field-Effect Transistors (MOSFETs) 6 MOS Field-Effect Transistors (MOSFETs) A three-terminal device that uses the voltages of the two terminals to control the current flowing in the third terminal. The basis for amplifier design. The basis

More information

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS)

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS) SOLUTIONS ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS) Problem 1 (20 points) We know that a pn junction diode has an exponential I-V behavior when forward biased. The diode equation relating

More information

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o. Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk

More information

Electrostatic Discharge and Latch-Up

Electrostatic Discharge and Latch-Up Connexions module: m1031 1 Electrostatic Discharge and Latch-Up Version 2.10: Jul 3, 2003 12:00 am GMT-5 Bill Wilson This work is produced by The Connexions Project and licensed under the Creative Commons

More information

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections. MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor

More information

Midterm 2 Exam. Max: 90 Points

Midterm 2 Exam. Max: 90 Points Midterm 2 Exam Name: Max: 90 Points Question 1 Consider the circuit below. The duty cycle and frequency of the 555 astable is 55% and 5 khz respectively. (a) Determine a value for so that the average current

More information

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor Course Number Section Electronics ELEC 311 BB Examination Date Time # of pages Final August 12, 2005 Three hours 3 nstructor Dr. R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:

More information

3. (2 pts) What is the approximate number of parameters in the BSIM model of a MOSFET?

3. (2 pts) What is the approximate number of parameters in the BSIM model of a MOSFET? EE 330 Exam 2 Fall 2017 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. Each short question is worth 2 points and each problem is worth 16

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

Physics 160 Lecture 11. R. Johnson May 4, 2015

Physics 160 Lecture 11. R. Johnson May 4, 2015 Physics 160 Lecture 11 R. Johnson May 4, 2015 Two Solutions to the Miller Effect Putting a matching resistor on the collector of Q 1 would be a big mistake, as it would give no benefit and would produce

More information

Bipolar Junction Transistors (BJTs)

Bipolar Junction Transistors (BJTs) C H A P T E R 6 Bipolar Junction Transistors (BJTs) Figure 6.1 A simplified structure of the npn transistor and pnp transistor. Table 6.1: BJT modes of Operation Mode Cutoff Active Saturation EBJ Reverse

More information

Active Technology for Communication Circuits

Active Technology for Communication Circuits EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,

More information

Chapter 3: Bipolar Junction Transistors

Chapter 3: Bipolar Junction Transistors Chapter 3: Bipolar Junction Transistors Transistor Construction There are two types of transistors: pnp npn pnp The terminals are labeled: E - Emitter B - Base C - Collector npn 2 Transistor Operation

More information

Well we know that the battery Vcc must be 9V, so that is taken care of.

Well we know that the battery Vcc must be 9V, so that is taken care of. HW 4 For the following problems assume a 9Volt battery available. 1. (50 points, BJT CE design) a) Design a common emitter amplifier using a 2N3904 transistor for a voltage gain of Av=-10 with the collector

More information

COMPARISON OF THE MOSFET AND THE BJT:

COMPARISON OF THE MOSFET AND THE BJT: COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical

More information

Laboratory #5 BJT Basics and MOSFET Basics

Laboratory #5 BJT Basics and MOSFET Basics Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments

More information

ECE321 Electronics I Fall 2006

ECE321 Electronics I Fall 2006 ECE321 Electronics I Fall 2006 Professor James E. Morris Lecture 11 31 st October, 2006 Bipolar Junction Transistors (BJTs) 5.1 Device Structure & Physics 5.2 I-V Characteristics Convert 5.1 information

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Homework Assignment 12

Homework Assignment 12 Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following

More information

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 39 Latch up in CMOS We have been discussing about the problems in CMOS, basic

More information

Audio, Dual-Matched NPN Transistor MAT12

Audio, Dual-Matched NPN Transistor MAT12 Data Sheet FEATURES Very low voltage noise: nv/ Hz maximum at 00 Hz Excellent current gain match: 0.5% typical Low offset voltage (VOS): 200 μv maximum Outstanding offset voltage drift: 0.03 μv/ C typical

More information

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1 Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance

More information

EXPERIMENT 6 REPORT Bipolar Junction Transistor (BJT) Characteristics

EXPERIMENT 6 REPORT Bipolar Junction Transistor (BJT) Characteristics Name & Surname: ID: Date: EXPERIMENT 6 REPORT Bipolar Junction Transistor (BJT) Characteristics Objectives: 1. To determine transistor type (npn, pnp),terminals, and material using a DMM 2. To graph the

More information

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) QUESTION BANK I YEAR B.Tech (II Semester) ELECTRONIC DEVICES (COMMON FOR EC102, EE104, IC108, BM106) UNIT-I PART-A 1. What are intrinsic and

More information

Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004

Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Lecture outline Historical introduction Semiconductor devices overview Bipolar Junction Transistor (BJT) Field

More information

IXBX25N250 = 2500V = 25A 3.3V. High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor. Symbol Test Conditions Maximum Ratings

IXBX25N250 = 2500V = 25A 3.3V. High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor. Symbol Test Conditions Maximum Ratings High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBX25N25 V CES 9 = 25V = 25A V CE(sat) 3.3V Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C 25 V V CGR = 25 C to 15 C,

More information

CMOS Transistor and Circuits. Jan 2015 CMOS Transistor 1

CMOS Transistor and Circuits. Jan 2015 CMOS Transistor 1 CMOS Transistor and Circuits Jan 2015 CMOS Transistor 1 Latchup in CMOS Circuits Jan 2015 CMOS Transistor 2 Parasitic bipolar transistors are formed by substrate and source / drain devices Latchup occurs

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved. Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the

More information

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices EIE209 Basic Electronics Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

UNIT 3: FIELD EFFECT TRANSISTORS

UNIT 3: FIELD EFFECT TRANSISTORS FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

More information

Mechatronics and Measurement. Lecturer:Dung-An Wang Lecture 2

Mechatronics and Measurement. Lecturer:Dung-An Wang Lecture 2 Mechatronics and Measurement Lecturer:Dung-An Wang Lecture 2 Lecture outline Reading:Ch3 of text Today s lecture Semiconductor 2 Diode 3 4 Zener diode Voltage-regulator diodes. This family of diodes exhibits

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

More information

ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology

ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology Chih-Ting Yeh (1, 2) and Ming-Dou Ker (1, 3) (1) Department

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors- Lesson 5 Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors- Types and Connections Semiconductors Semiconductors If there are many free

More information

6.012 Microelectronic Devices and Circuits

6.012 Microelectronic Devices and Circuits Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;

More information

BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r

More information

LM3046 Transistor Array

LM3046 Transistor Array Transistor Array General Description The LM3046 consists of five general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentiallyconnected

More information

EE 330 Lecture 19. Bipolar Devices

EE 330 Lecture 19. Bipolar Devices 330 Lecture 19 ipolar Devices Review from last lecture n-well n-well n- p- Review from last lecture Metal Mask A-A Section - Section Review from last lecture D A A D Review from last lecture Should now

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R05010204 Set No. 1 I B.Tech Supplimentary Examinations, Aug/Sep 2007 ELECTRONIC DEVICES AND CIRCUITS ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering,

More information

Octal Channel Protectors ADG467

Octal Channel Protectors ADG467 Octal Channel Protectors ADG467 FEATURES Fault and overvoltage protection up to ±40 V Signal paths open circuit with power off Signal path resistance of RON with power on 44 V supply maximum ratings Low

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

The Art of ANALOG LAYOUT Second Edition

The Art of ANALOG LAYOUT Second Edition The Art of ANALOG LAYOUT Second Edition Alan Hastings 3 EARSON Pearson Education International Contents Preface to the Second Edition xvii Preface to the First Edition xix Acknowledgments xxi 1 Device

More information

AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015

AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015 Q.2 a. By using Norton s theorem, find the current in the load resistor R L for the circuit shown in Fig.1. (8) Fig.1 IETE 1 b. Explain Z parameters and also draw an equivalent circuit of the Z parameter

More information

1. (2pts) What is the purpose of the buried collector in a bipolar process?

1. (2pts) What is the purpose of the buried collector in a bipolar process? EE 330 Exam 2 Fall 2013 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. The points allocated to each question and each problem are as indicated.

More information

Low Noise, Matched Dual PNP Transistor MAT03

Low Noise, Matched Dual PNP Transistor MAT03 a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V Max Low Noise: 1 nv/ Hz @ 1 khz Max High Gain: 100 Min High Gain Bandwidth: 190 MHz Typ Tight Gain Matching: 3% Max Excellent Logarithmic

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

Communication Microelectronics (W17)

Communication Microelectronics (W17) Communication Microelectronics (W17) Lecture 4: Bipolar Junction Transistor Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Bipolar Junction Transistor (BJT) Physical Structure and I-V

More information

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) 4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.

More information

Structure of Actual Transistors

Structure of Actual Transistors 4.1.3. Structure of Actual Transistors Figure 4.7 shows a more realistic BJT cross-section Collector virtually surrounds entire emitter region This makes it difficult for electrons injected into base to

More information

BIPOLAR JUNCTION TRANSISTOR (BJT) NOISE MEASUREMENTS 1

BIPOLAR JUNCTION TRANSISTOR (BJT) NOISE MEASUREMENTS 1 4. BIPOLAR JUNCTION TRANSISTOR (BJT) NOISE MEASUREMENTS 4.1 Object The objective of this experiment is to measure the mean-square equivalent input noise, v 2 ni, and base spreading resistance, r x, of

More information

Low Noise, Matched Dual PNP Transistor MAT03

Low Noise, Matched Dual PNP Transistor MAT03 a FEATURES Dual Matched PNP Transistor Low Offset Voltage: 100 V max Low Noise: 1 nv/ Hz @ 1 khz max High Gain: 100 min High Gain Bandwidth: 190 MHz typ Tight Gain Matching: 3% max Excellent Logarithmic

More information

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 40 BICMOS technology So, today we are going to have the last class on this VLSI

More information

I D1 I D2 V X D 1 D 2 EE 330. Homework Assignment 6 Spring 2017 (Due Friday Feb 17)

I D1 I D2 V X D 1 D 2 EE 330. Homework Assignment 6 Spring 2017 (Due Friday Feb 17) EE 330 Homework Assignment 6 Spring 2017 (Due Friday Feb 17) Unless specified to the contrary, assume all n-channel MOS transistors have model parameters μncox = 100μA/V 2 and VTn = 1V, all p-channel transistors

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers

More information

MIC4421/4422. Bipolar/CMOS/DMOS Process. General Description. Features. Applications. Functional Diagram. 9A-Peak Low-Side MOSFET Driver

MIC4421/4422. Bipolar/CMOS/DMOS Process. General Description. Features. Applications. Functional Diagram. 9A-Peak Low-Side MOSFET Driver 9A-Peak Low-Side MOSFET Driver Micrel Bipolar/CMOS/DMOS Process General Description MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while

More information

Concepts to be Covered

Concepts to be Covered Introductory Medical Device Prototyping Analog Circuits Part 2 Semiconductors, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Covered Semiconductors

More information

LC 2 MOS Quad SPST Switches ADG441/ADG442/ADG444

LC 2 MOS Quad SPST Switches ADG441/ADG442/ADG444 LC 2 MOS Quad SPST Switches ADG441/ADG442/ADG444 FEATURES 44 V supply maximum ratings VSS to VDD analog signal range Low on resistance (

More information

10. Output Stages and Power Supplies. 10. Output Stages and Power Supplies TLT-8016 Basic Analog Circuits 2005/2006 1

10. Output Stages and Power Supplies. 10. Output Stages and Power Supplies TLT-8016 Basic Analog Circuits 2005/2006 1 10. Output Stages and Power Supplies 10. Output Stages and Power Supplies TLT-8016 Basic Analog Circuits 2005/2006 1 10.1 Thermal Considerations Considerable power is dissipated as heat in power devices.

More information

ECE4902 B2015 HW Set 1

ECE4902 B2015 HW Set 1 ECE4902 B2015 HW Set 1 Due in class Tuesday November 3. To make life easier on the graders: Be sure your NAME and ECE MAILBOX NUMBER are prominently displayed on the upper right of what you hand in. When

More information

Session 3: Solid State Devices. Silicon on Insulator

Session 3: Solid State Devices. Silicon on Insulator Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 30/05/2012-1 ATLCE - F2-2011 DDC Lesson F2:

More information

5.25Chapter V Problem Set

5.25Chapter V Problem Set 5.25Chapter V Problem Set P5.1 Analyze the circuits in Fig. P5.1 and determine the base, collector, and emitter currents of the BJTs as well as the voltages at the base, collector, and emitter terminals.

More information

Lecture 24: Bipolar Junction Transistors (1) Bipolar Junction Structure, Operating Regions, Biasing

Lecture 24: Bipolar Junction Transistors (1) Bipolar Junction Structure, Operating Regions, Biasing Lecture 24: Bipolar Junction Transistors (1) Bipolar Junction Structure, Operating Regions, Biasing BJT Structure the BJT is formed by doping three semiconductor regions (emitter, base, and collector)

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

ECE 334: Electronic Circuits Lecture 2: BJT Large Signal Model

ECE 334: Electronic Circuits Lecture 2: BJT Large Signal Model Faculty of Engineering ECE 334: Electronic Circuits Lecture 2: BJT Large Signal Model Agenda I & V Notations BJT Devices & Symbols BJT Large Signal Model 2 I, V Notations (1) It is critical to understand

More information

A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process

A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process A 7ns, 6mA, Single-Supply Comparator Fabricated on Linear s 6GHz Complementary Bipolar Process Introduction The is an ultrafast (7ns), low power (6mA), single-supply comparator designed to operate on either

More information

Multistage Amplifiers

Multistage Amplifiers Multistage Amplifiers Single-stage transistor amplifiers are inadequate for meeting most design requirements for any of the four amplifier types (voltage, current, transconductance, and transresistance.)

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

Field - Effect Transistor

Field - Effect Transistor Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

Electromagnetic Compatibility ( EMC )

Electromagnetic Compatibility ( EMC ) Electromagnetic Compatibility ( EMC ) Introduction about IC Immunity Testing 1-5 -1 Agenda 1-5 -2 Semiconductor Immunity Test ESD ( ) Chip level test Human Body Mode MIL-STD 883E method 3015.7 or EIA/JESD

More information

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V

More information