U N I V E R S I T Y. Toward Gbps Cryptographic Architectures. Ramesh Karri, Piyush Mishra, Igor Minkin Kaiji Wu, Khary Alexander, Xuan Li
|
|
- Melinda Willis
- 6 years ago
- Views:
Transcription
1 Polytehni U N I V E R S I T Y Towrd - Gps Cryptogrphi Arhitetures Rmesh Krri, Piyush Mishr, Igor Minkin Kiji Wu, Khry Alexnder, Xun Li Otoer 22 WICAT TR 2-5
2 Towrds - Gps Cryptogrphi Arhitetures Khry Alexnder!, Rmesh Krri, Igor Minkin, Kijie Wu, Piyush Mishr, Xun Li! IBM Corportion, Poughkeepsie, NY, 26, klex@utopi.poly.edu ECE Deprtment, Polytehni University, 5 Metroteh Center, Brooklyn, NY, 2 rmesh@indi.poly.edu, iminki, kwu3, pmishr, Astrt Support for seure trnstions over inseure puli ommunition networks, uilt top high-speed optil infrstruture, requires ryptogrphi primitives with -Gps throughput. In this pper we present vrious hrdwre rhitetures for high-speed lok nd strem iphers nd study the ssoited throughput nd re trde-offs. We demonstrte high-speed enryption rhitetures for Advned Enryption Stndrd (AES) sed lok nd strem iphers nd SNOW strem ipher with 4.7Gp, 4.6Gps nd 2.2Gps throughput rtes respetively. We then present our ongoing work on high-speed rhitetures for tree-sed strem ipher Levithn. Keywords: ryptogrphy, enryption, lok-ipher, strem-ipher, FPGA, VHDL, AES, Rijndel, SNOW, Levithn Introdution Demnd for high-speed enryption is rpidly inresing due to the lrge ndwidth requirements of the evolving network pplitions. These pplitions inlude Virtul Privte Network (VPN) ggregtion points, seure e-ommere we servers nd Lol Are Networks (LANs) with ggregte seurity protool offlod. As result, ryptogrphi proessing in softwre is proving to e indequte, therey fueling the industry's push towrds hrdwre implementtions of vrious ryptogrphi rhitetures. In this pper we present vrious hrdwre rhitetures for high-speed lok nd strem iphers nd study the ssoited throughput vs. hrdwre re trde-offs. Cryptogrphi lgorithms re lssified s hsh, privte- nd puli lgorithms. Hsh lgorithms operte on ritrry length messges to rete fixed length digest or hsh. Puli lgorithms, lso known s symmetri- lgorithms, use the si ide of one-wy funtions to generte enryption-deryption pir to e used for dt enryption. On the other hnd, funtionlity nd seurity of privte- lgorithms, lso known s symmetri- lgorithms, depend on the single privte. Privte- lgorithms re silly of two types, lok ipher nd strem ipher, nd n operte in vrious modes of opertion suh s Eletroni Book Code (ECB), Output Feed Bk (OFB), nd Cipher Blok Chin (CBC) mode. Blok iphers proess plintext (iphertext) messges in disrete loks nd enryption (deryption) of prtiulr plintext (iphertext) with lok ipher results in the sme iphertext (plintext) when the sme is used. Exmples of lok iphers inlude Dt Enryption Stndrd (DES), triple-des (3DES), nd AES finlist lgorithms - Rijndel, Twofish, RC6 nd Serpent. After thorough study of seurity nd performne enhmrks NIST hose Rijndel s the winner. Strem iphers, on the other hnd, re prtil pproximtions to the one time pd, operting with time-vrying trnsformtion on individul elements s smll s single its. With strem ipher, the trnsformtion of these smller units will vry, depending on when they re enountered during the enryption proess. Strem iphers n e reted from dedited strem genertors, suh s Liner Feedk Shift Register (LFSR) nd tree-sed strem iphers or y ertin modes of opertion of lok iphers. Exmples of strem iphers re SNOW, Levithn nd Rijndel in Integer Counter Mode (ICM). Severl hrdwre implementtions of ryptogrphi lgorithms hve een desried in literture, suh s the lgorithm-speifi implementtions of DES [[8], [9], [], []], IDEA [2], Twofish [2], nd Blowfish [2] nd hrdwre-softwre o-design sed rypto-proessors, suh s CryptoMni [3]. In this pper we present our work on vrious hrdwre rhitetures for high-speed lok nd strem iphers tht hieve to Gps throughput rtes nd study the ssoited throughput nd re trde-offs. Setion 2 desries the implementtion results of the four AES [7] finlist lok iphers on Field Progrmmle Gte Arrys (FPGAs). It lso presents vrious high-speed rhitetures for these symmetri lok iphers nd vlidtes these using AES (Rijndel). Setion 3 disusses high-speed rhitetures for strem iphers - AES in ICM, SNOW, nd Levithn - followed y the orresponding implementtion results. Setion 4 onludes this study. This work is supported y CISCO University Reserh Progrm
3 2 Blok Ciphers A symmetri lok ipher enrypts plintext y itertively pplying round trnsformtion to the input lok using different round-s for eh round. Round s re derived from the privte y using -shedule trnsformtion. Deryption is the reverse proess of enryption. Usully the omplexity of enryption nd deryption opertions is more signifint thn tht of genertion opertion. Hene, in this pper we only fous on optimizing the opertions used y dt enryption nd deryption for etter system performne. Figure shows the rhiteture for symmetri Rijndel [] enryption nd deryption. During enryption input lok is exlusive-or (XOR) with round- in the pre-proessing step nd the output is itertively trnsformed N r times using round funtion where N r denotes the totl numer of itertions nd eh itertion uses different round. Figure : AES itertive lok ipher A round funtion onsists of series of opertions (AES uses Sustitution Box (SBox) - Shift Row (SRow) - Mix Column (MixCol) - Key XOR (KXor)). Numer of rounds of enryption nd deryption is funtion of the dt lok size, user size nd the desired level of seurity. In most ses, inresing the numer of enryption rounds improves seurity t the ost of system throughput nd vie-vers. For exmple, AES proesses dt loks of 28 its, using ipher s of 28, 92 or 256 its. Tle shows the numer of enryption/deryption rounds orresponding to these three different sizes. Tle : Numer of rounds of AES s funtion of dt loks size nd user sizes N k N r 2 4 N = 4, N k = length/32, N r = MAX (N, N k ) FPGA Implementtion of Blok Ciphers Tle 2 shows the results of our implementtion of four AES finlist lok iphers on Xilinx Virtex series XCV FPGAs. All FPGA implementtion were rried out using Synpliity Synplify VHDL ompiler, Modelteh Modelsim VHDL simultor nd Xilinx Ple nd Route (PAR) tools. Detils of these implementtion results n e found in [3]. One Virtex slie ontins two look-up tles (LUTs) nd eh LUT n implement four-input, one-output logi funtion. Throughput of ipher represents the totl numer of its enrypted per seond nd is lulted s numer of its enrypted / (opertion yles * lok durtion). Tle 2: Implementtion results for AES finlists Are (Slies) Frequeny (MHz) Throughput (Mps) Rijndel RC Twofish Serpent An itertive looping rhiteture minimizes the hrdwre re requirements y implementing only one round over whih the ipher itertes N r times per lok. This sheme however results in low throughput nd n e ostly in terms of the input nd round storge nd multiplexing requirements. Throughput rtes of ll these implementtions were less thn 5 Mps. Therefore dvned rhitetures need to e designed to hieve the trget throughputs of Gps nd higher. 2.2 Advned Arhitetures for Blok Ciphers Itertive lok iphers offer vriety of rhiteturl options, eh with the ssoited re nd throughput trdeoffs. For exmple, loop-unrolled rhiteture llows implementtion of up to N r rounds s single omintionl logi lok, reduing the hrdwre for round multiplexing nd the numer of lok yles per lok. However, this pproh mximizes the hrdwre requirements nd yields worst se register-register dely. Another option for high-speed rhitetures is pipelining. A prtilly pipelined rhiteture hieves this y inresing the numer of loks of dt tht re eing simultneously operted upon. Eh round is implemented s the tomi round element nd the intermedite dt re registered, deresing the worst-se register-to-register dely. In the se of full-length pipeline, the system will output n N-it lok t eh lok yle one the lteny of the pipeline hs een met. This rhiteture, however, lso signifintly inreses the required hrdwre resoures. Bsi pipelining n e extended y su-pipelining to overome these shortomings. For exmple, AES n e su-pipelined y prtitioning the SRow nd MixCol opertions. This dereses the worst-se register-register
4 dely nd inreses the numer of dt loks tht n e operted on simultneously y ftor equl to the numer of su-divisions. However, these enefits ome t the ost of n inrese in the numer of lok yles, therey requiring orresponding derese in the worst-se dely etween the stges. 2.3 FPGA Implementtion of Advned Arhitetures for AES Blok Ciphers After nlyzing these vrious rhitetures we deided to optimize the su-pipelined AES lok ipher with 28-it lok nd 28-it user size to investigte the ssoited throughput vs. re trdeoffs. An importnt oservtion regrding AES is tht the most dominnt opertion of AES is the SBox sine 28-it dt pth requires sixteen opies of the 8-it SBox [3]. As result, round funtion ws su-pipelined to isolte it from SRow, MixCol nd KXOR. Even though the seond stge ontined multiplexer (to ypss MixCol during the lst round of enryption) SBox opertion still formed the ritil pth. Two rhitetures were developed using this su-pipelined round nd in oth the ses sheduling ws performed priori. First rhiteture (SP ) [2] is uilt round one round with one su-pipeline register to split it into 2-stges. Figure 2 shows tht round-s were stored in -RAM nd 28-it TextIn port ws used to supply oth user nd plintext. Seond rhiteture is five stge prtilly pipelined (SP_5_) loop unrolling of the su-pipelined round, s shown in Figure 3. First four rounds were optimized y removing the ypss multiplexer in the seond stge of the su-pipeline sine MixCol is lwys performed in these stges. In this se round s were stored in file of registers. This rhiteture resulted in stge pipeline (5 rounds * 2 stges per round) with 2. yles (2 + / ) per lok. 2.4 Comprison with previous work Tle 3 shows the implementtion results for these two AES rhitetures on Xilinx XC2V2BG575-5 FPGA. TextIn KeyReg resetcold reset lk input whitening X preround lodnewtext Key Shedule KSClk 28-Bit Register Controller SP KeyRAM roundnum 2-Stge pipeline within Round Round RndClk donoop 28-Bit Register TextOut TextOutRedy Figure 2: Single su-pipelined round SP-- The Five-stge loop unrolled implementtion needs only single opy of the -shedule. This result in less thn 4 times re overhed while hieving more thn 4 times the throughput of one stge su-pipelined design. Tle 3: FPGA implementtion results of AES Are Frequeny Cyles/ Throughput (slies) (MHz) Blok (Mps) SP SP_5_ Advned rhitetures for AES were lso implemented on Xilinx XCV FPGA in order to ompre them with their previous implementtions t Worester Polytehni Institute (WPI). Unlike [2] our designs lso implement the sheduling funtion nd use Xtime funtion to implement MixCol opertion. Our implementtions showed signifint improvement over previous works, with 5% inrese in throughput 2% derese in hrdwre re nd these results would improve further if we do not onsider the shedule overheds. Figure 3: Five-stge su-pipelined round SP-5-
5 3 Strem Ciphers A strem ipher genertes strem tht is usully omined with plintext vi itwise exlusive-or (XOR) opertion for enryption nd deryption. Following setions desrie high speed rhitetures for AES-sed, SNOW nd Levithn strem iphers. 3. AES-sed Strem Cipher Certin modes of opertion of lok ipher effetively trnsform it into strem genertor nd s suh ny lok ipher n e used s strem ipher. One suh mode of opertion is Integer Counter Mode (ICM) proposed in [4]. The strem is generted from n ICM nd segment index nd XORed with plintext to generte the orresponding ipher text. Length of the ICM is dependent on the lok-length nd the -length prmeters of the underlying lok ipher. The AES lok ipher, presented in the prior setion, ws implemented in ICM mode to rete n effiient synhronous strem genertor. Figure 4 shows tht the generlized interfe of our implementtion filittes esy IP reuse of AES lok ipher rhitetures for AES strem ipher with some trivil modifitions. The only dditionl omponents needed re the optimized ount initilizer nd ounter with prllel lod. Constnt ddition in prllel-lod ounter ws fster (97MHz) thn the lok ipher. A multiplexer ws used to drive the lok ipher input from either the In input for the ICM or the ounter. TextIn reset lk initctr ontrol signls PLCounter ontrol signls '' lodnewtext Controller SP reset resetcold Enryptor SP or SP_5_ lk TextOutRedy TextOut X 28-Bit Register Figure 4: AES Integer Counter Mode strem ipher ICM ounter initiliztion lgorithm required 96-it ddition whih turned out to e the min system ottlenek (see results orresponding to the un-optimized implementtion in Tle 5). Therefore, ICM ounter initiliztion ws optimized y folding the ddition onto single 32-it rry-selet dder operting TextOut t 8 MHz. This ddition took three yles, ut ws performed during -shedule. Implementtion results of these implementtions re shown in Tle SNOW Strem Cipher A Liner Feedk Shift Register (LFSR) is mehnism for generting strem of inry its [6]. The register onsists of series of ells tht re initilized using the seret. At eh loking instnt the ontents of the ells re shifted right y one position nd non-liner opertion (e.g. XOR) is pplied to suset of the ell ontents nd fed k into the leftmost ell. This is n exmple of mny-to- feedk topology. Another wy to implement n LFSR is with -to-mny topology where the most signifint it is used in ll the tps. Regrdless of the topology, LFSRs re fst nd esy to implement in oth hrdwre nd softwre nd with pproprite feedk the generted tps sequenes n hve good sttistil pperne. Figure 5 shows SNOW, LFSR sed synhronous strem ipher tht supports sizes of 28 nd 256 its [6]. This rhiteture does not permit strightforwrd trdeoff etween re nd throughput sine it nnot e roken into multiple rounds of omputtion to filitte pipelining. Also, sine there is dependeny etween the genertions of onseutive words in the strem, they nnot e produed in prllel. Critil pth onsists of two 32-it dditions, two XORs nd left-shift y seven. Therefore in order to inrese its performne we investigted vriety of high-speed rhitetures for dders. S S2 S3 S4 S5 S6 S7 S8 S9 S S S2 S3 S4 S5 S6 ALPHA _CONST << GEN_IN SETUP R Finite Stte Mhine EN INIT ENABLE INIT ENABLE CLK USER_KEY EN CLK 28 GEN_OUT Figure 5: SNOW strem ipher dt pth KEY_STREAM Tle 4 shows the results of this nlysis sed on whih it ws deided to employ 32-it rry selet dders using 8-it rry look-hed dders. Resulting design oupied 752 slies nd operted t frequeny of MHz. This is pproximtely three times fster thn the fstest softwre implementtion of SNOW strem ipher on Pentium III systems.
6 Tle 4: Comprison of FPGA implementtion of 32-it dders on XC2V2 Frequeny (MHz) Ripple-Crry 3.6 Crry Look-hed 43.9 Crry Look-hed (8 slies) 76 Crry-Selet (4-it CLA) 72 Crry-Selet (8-it CLA) Levithn Strem Cipher Levithn is omplete inry-tree sed strem ipher whose leves re trversed onseutively from left to right to form strem [5]. A strightforwrd pproh for generting 32-it vlues t ll the lef nodes entils O (h2 h ) omputtion time nd t lest O (2 h ) storge requirements where h denotes the height of the tree. For exmple, for inry tree of height sixteen this trnsltes to it memory lotions for storing s nd O (2 2 ) omputtion time. In order to redue this storge requirement strem should e generted dynmilly. A simple pproh for generting the strem dynmilly entils trversing unique pth from the root of the tree to the orresponding lef node nd exeuting the funtions within eh node. This sheme yields worst-se omputtion time whih is equl to the height times the exeution time of node funtion nd the storge requirement of the order O (). Period etween the genertions of onseutive vlues is T _period = T A B(5) + T C, therey yielding low throughput. yle Figure 6: Pipelined trversl of omputtion tree We investigted pipelined rhitetures to proess pths leding to onseutive s. Depth of the pipeline is determined y the height of the tree. This sheme offers fixed period etween genertions of onseutive s. Figure 6 shows tree of height five nd its respetive pipelined pths. Dtflow in the pipeline trverses the pths from either the intermedite node or the root node to the lef nodes. Eh pth from the root to the lef node is trversed y tking dvntge of the shred intermedite nodes. All the node funtions long the pth trversed from the root to the lef node re exeuted in suessive stges of the pipeline nd their results re stored in the pipeline registers. Thus, when the dt flow of the pth trversing to the onseutive lef node is pipelined these vlues need not e re-omputed. This rhiteture n lso effiiently implement power-wre pipeline in whih lok gting is performed to disle speifi dt pths during empty pipeline slots. 3.4 FPGA Implementtion of Strem Ciphers Implementtion results of the vrious strem iphers on the Virtex-II series FPGAs re presented in Tle 5. Optimized AES strem ipher opertes t the sme speed s the AES lok ipher (Tle 3), though it onsumes 5% more re. 32-it dt pth SNOW throughput pprohes 3 Gps. Expnsion of this design to 28-it dt pth promises throughputs in the 2Gps rnge. Tle 5: FPGA implementtion results of strem iphers Are (slies) Frequeny (MHz) Throughput (Mps) AES ICM Un-optimized SP-- Optimized AES ICM SP-5- Un-optimized Optimized SNOW Conlusion Vrious high-speed rhitetures of enryption primitives were disussed to stisfy the rpidly inresing demnds of rodnd dt networks. Optimized FPGA implementtions of AES lok nd strem iphers nd SNOW strem ipher with high throughput rtes of 4.7 Gps, 4.6 Gps nd 2.2 Gps respetively were presented. Shemes exploiting prllelism nnot e diretly extended to iphers operting in the feedk modes suh s CBC, CFB, nd OFB. On the other hnd, deryption in these feedk modes n utilize these high-speed rhitetures sine they llow dt pth prllelism.
7 An nlysis of the work under progress on the pipelined implementtions of Levithn strem ipher with optimized storge nd omputtion requirements ws lso presented. 5 Referenes [] J. Demen, V. Rijmen, AES proposl: Rijndel, First Advned Enryption Stndrd (AES) Conferene, CA, USA, 998. [2] A. J. Elirt, W. Yip, B. Chetwynd, C. Pr, An FPGA-sed performne evlution of the AES lok ipher ndidte lgorithm finlists, IEEE Trnstions on VLSI Systems, Vol. 9, No. 4, pp , August 2. [3] R. Krri, K. Wu, P. Mishr, nd Y. Kim, Conurrent error detetion of fult-sed side-hnnel ryptnlysis of 28-it symmetri lok iphers, Proeedings, IEEE Design Automtion Conferene (DAC), NV, USA, June 2. [4] H. Lipm, P. Rogwy, nd D. Wgner, Comments to NIST onerning AES modes of opertions: CTR-mode enryption, Symmetri Key Blok Cipher Modes of Opertion Workshop, MD, USA, Otoer 2. [5] D. A. MGrew nd S. R. Fluhrer The strem ipher Levithn, New Europen Shemes for Signtures, Integrity nd Enryption (NESSIE), Otoer 2. [6] P. Ekdhl nd T. Johnsson, SNOW: A new strem ipher, Deprtment of Informtion Tehnology, Lund University, Novemer, 2. [7] Federl Informtion Proessing Stndrds (FIPS), Announing the Advned Enryption Stndrd (AES), Ntionl Institute of Stndrds nd Tehnology (NIST), Novemer 2. [8] D. W. Dvis nd W. L. Prie, Seurity for Computer Networks, Wiley, 989. [9] HiFn Corportion. [] S/39 nd OS/39 Cryptogrphy. ml [] Shiv Corportion. [2] X. Li, On the Design nd Seurity of Blok Ciphers, Hrtung-Gorre Veerlg, 992 [3] L. Wu, C. Wever, nd T. Austin, CryptoMni: A fst flexile rhiteture for seure ommunition, Interntionl Symposium on Computer Arhiteture (ISCA), Sweden, June 2.
A Development of Embedded System for Speed Control of Hydraulic Motor
AISTPME (2011) 4(4): 35-39 A Development of Embedded System for Speed Control of Hydruli Motor Pornjit P. Edutionl Mehtronis Reserh Group Deprtment of Teher Trining in Mehnil Engineering, KMUTN, ngkok,
More informationALONG with the maturity of mobile cloud computing,
An Optiml Offloding Prtitioning Algorithm in Moile Cloud Computing Huming Wu, Dniel Seidenstüker, Yi Sun, Crlos Mrtín Nieto, Willim Knottenelt, nd Ktink Wolter system, nd their min gol is to keep the whole
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationDetection of Denial of Service attacks using AGURI
Detetion of Denil of Servie ttks using AGURI Ryo Kizki Keio Univ. kizki@sf.wide.d.jp Kenjiro Cho SonyCSL kj@sl.sony.o.jp Osmu Nkmur Keio Univ. osmu@wide.d.jp Astrt Denil of Servie ttks is divided into
More informationSLOVAK UNIVERSITY OF TECHNOLOGY Faculty of Material Science and Technology in Trnava. ELECTRICAL ENGINEERING AND ELECTRONICS Laboratory exercises
SLOVAK UNIVERSITY OF TECHNOLOGY Fulty of Mteril Siene nd Tehnology in Trnv ELECTRICAL ENGINEERING AND ELECTRONICS Lbortory exerises Róbert Riedlmjer TRNAVA 00 ELECTRICAL ENGINEERING AND ELECTRONICS Lbortory
More informationEvaluating territories of Go positions with capturing races
Gmes of No Chne 4 MSRI Pulitions Volume 63, 2015 Evluting territories of Go positions with pturing res TEIGO NAKAMURA In nlysing pturing res, or semeis, we hve een fousing on the method to find whih plyer
More informationSeamless Integration of SER in Rewiring-Based Design Space Exploration
Semless Integrtion of SER in Rewiring-Bsed Design Spe Explortion Soeeh Almukhizim* & Yiorgos Mkris Eletril Engineering Dept. Yle University New Hven, CT 62, USA Astrt Rewiring hs een used extensively for
More information(1) Primary Trigonometric Ratios (SOH CAH TOA): Given a right triangle OPQ with acute angle, we have the following trig ratios: ADJ
Tringles nd Trigonometry Prepred y: S diyy Hendrikson Nme: Dte: Suppose we were sked to solve the following tringles: Notie tht eh tringle hs missing informtion, whih inludes side lengths nd ngles. When
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationCOMPUTER NETWORK DESIGN Network layer protocols
OMPUTER NETWORK ESIGN Network lyer protools Network lyer (lyer 3) Gruppo Reti TL nome.ognome@polito.it http://www.telemti.polito.it/ OMPUTER NETWORK ESIGN Review of network lyer protools - opyright This
More informationAnalog Input Modules
7 922 nlog Input odules G56... nlog input modules for the ontrol of SQ5... ir dmper tutors y ontinuous nlog ontrol signls, suh s 4...20 m, nd ontinuous nlog position feedk signls. For supplementry Dt Sheets,
More informationQUANTUM SECRET SHARING VIA FOUR PARTICLE ASYMMETRIC ENTANGLED STATE
Europen Journl of Mthemtis nd Computer Siene Vol. No., 7 ISSN 59-995 QUANTUM SECRET SHARING VIA FOUR PARTICLE ASYMMETRIC ENTANGLED STATE Pn-ru Zho, Yun-jing Zhou, Jin-wei Zho, Ling-shn Xu, Yun-hong To
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationAlgorithms for Memory Hierarchies Lecture 14
Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in
More informationAGA56... Analog Input Modules. Siemens Building Technologies HVAC Products
7 922 nlog Input odules G56... nlog input modules for the ontrol of SQ5... ir dmper tutors y ontinuous nlog ontrol signls, suh s 4...20 m, nd ontinuous nlog position feedk signls. For supplementry Dt Sheets,
More informationTRANSIENT VOLTAGE DISTRIBUTION IN TRANSFORMER WINDING (EXPERIMENTAL INVESTIGATION)
IJRET: Interntionl Journl of Reserh in Engineering nd Tehnology ISSN: 2319-1163 TRANSIENT VOLTAGE DISTRIBUTION IN TRANSFORMER WINDING (EXPERIMENTAL INVESTIGATION) Knhn Rni 1, R. S. Goryn 2 1 M.teh Student,
More informationAbdominal Wound Closure Forceps
Inventor: Crlson, Mrk A. My 25, 2007 Adominl Wound Closure Foreps Astrt. The devie is modifition of stndrd tissue foreps for use during losure of dominl wounds mde for surgil proedure. The modifition onsists
More informationProbability and Statistics P(A) Mathletics Instant Workbooks. Copyright
Proility nd Sttistis Student Book - Series K- P(A) Mthletis Instnt Workooks Copyright Student Book - Series K Contents Topis Topi - Review of simple proility Topi - Tree digrms Topi - Proility trees Topi
More informationVOLTAGE SAG IMPROVEMENT BY PARTICLE SWARM OPTIMIZATION OF FUZZY LOGIC RULE BASE
VOL., NO. 7, PRIL 206 ISSN 89-6608 RPN Journl of Engineering nd pplied Sienes 2006-206 sin Reserh Pulishing Network (RPN). ll rights reserved. VOLTGE SG IMPROVEMENT Y PRTILE SWRM OPTIMIZTION OF FUZZY LOGI
More informationThe Nottingham eprints service makes this work by researchers of the University of Nottingham available open access under the following conditions.
Remenyte-Presott, Rs nd Andrews, John (27) Prime implints for modulrised non-oherent fult trees using inry deision digrms. Interntionl Journl of Reliility nd Sfety, (4). pp. 446-464. ISSN 479-393 Aess
More informationNotes on Spherical Triangles
Notes on Spheril Tringles In order to undertke lultions on the elestil sphere, whether for the purposes of stronomy, nvigtion or designing sundils, some understnding of spheril tringles is essentil. The
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationPublished in: Wireless Communications and Networking Conference, IEEE WCNC 2009
Alorg Universitet Cross-Lyer Optimiztion of Multipoint Messge Brodst in MANETs Nielsen, Jimmy Jessen; Grønæk, Lrs Jesper; Renier, Thiult Julien; Shwefel, Hns- Peter; Toftegrd, Thoms Pulished in: Wireless
More informationGLONASS PhaseRange biases in RTK processing
ASS PhseRnge ises in RTK proessing Gle Zyrynov Ashteh Workshop on GSS Bises 202 Bern Switzerlnd Jnury 8-9 202 Sope Simplified oservtion models for Simplified oservtion models for ASS FDMA speifi: lok nd
More informationDigital Simulation of an Interline Dynamic Voltage Restorer for Voltage Compensation
JOURNL OF ENGINEERING RESERH ND TEHNOLOGY, VOLUME 1, ISSUE 4, DEEMER 214 Digitl Simultion of n Interline Dynmi Voltge Restorer for Voltge ompenstion Dr.P.Ush Rni R.M.D.Engineering ollege, henni, pushrni71@yhoo.om
More informationResistors, Current and Voltage measurements, Ohm s law, Kirchhoff s first and second law. Kirchhoff s first Objectives:
EE -050 Ciruit L Experiment # esistors, Current nd Voltge mesurements, Ohm s lw, Kirhhoff s first nd seond lw. Kirhhoff s first Ojetives: Slmn in Adul Aziz University Eletril Engineering Deprtment. Fmiliriztion
More informationRECENT progress in fabrication makes the practical application. Logic Synthesis for Quantum Computing. arxiv: v1 [quant-ph] 8 Jun 2017
Logi Synthesis for Quntum Computing Mthis Soeken, Mrtin Roetteler, Nthn Wiee, nd Giovnni De Miheli rxiv:76.7v [qunt-ph] 8 Jun 7 Astrt Tody s rpid dvnes in the physil implementtion of quntum omputers ll
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationUnderstanding Three-Phase Transformers
PDH ourse E450 (4 PDH) Understnding Three-Phse Trnsformers Rlph Fehr, Ph.D., P.E. 2014 PDH Online PDH enter 5272 Medow Esttes Drive Firfx, V 22030-6658 Phone & Fx: 703-988-0088 www.pdhonline.org www.pdhenter.om
More informationArtificial Neural Network Based Backup Differential Protection of Generator-Transformer Unit
Interntionl Journl of Eletronis nd Eletril Engineering Vol. 3, No. 6, Deemer 05 rtifiil Neurl Network sed kup Differentil Protetion of Genertor-Trnsformer Unit H. lg nd D. N. Vishwkrm Deprtment of Eletril
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More informationPatterns and Algebra
Student Book Series D Mthletis Instnt Workooks Copyright Series D Contents Topi Ptterns nd funtions identifying nd reting ptterns skip ounting ompleting nd desriing ptterns numer ptterns in tles growing
More informationImproved sensorless control of a permanent magnet machine using fundamental pulse width modulation excitation
Pulished in IET Eletri Power Applitions Reeived on 19th April 2010 Revised on 27th July 2010 doi: 10.1049/iet-ep.2010.0108 Improved sensorless ontrol of permnent mgnet mhine using fundmentl pulse wih modultion
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:
More informationDouble Integrals over Rectangles
Jim Lmbers MAT 8 Spring Semester 9- Leture Notes These notes orrespond to Setion. in Stewrt nd Setion 5. in Mrsden nd Tromb. Double Integrls over etngles In single-vrible lulus, the definite integrl of
More informationMinCounter: An Efficient Cuckoo Hashing Scheme for Cloud Storage Systems
MinCounter: An Effiient Cukoo Hshing Sheme for Cloud Storge Systems Yunyun Sun Yu Hu Dn Feng Ling Yng Pengfei Zuo Shunde Co Wuhn Ntionl L for Optoeletronis, Shool of Computer Huzhong University of Siene
More informationURL: mber=
Wijnhoven, T.; Deonink, G., "Flexile fult urrent ontriution with inverter interfed distriuted genertion," in IEEE Power nd Energy Soiety Generl Meeting (PES), Vnouver, BC, Cnd, -5 July, 5 p. doi:.9/pesmg..66769
More informationPearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world
Person Edution Limited Edinurgh Gte Hrlow Essex M20 2JE Englnd nd ssoited ompnies throughout the world Visit us on the World Wide We t: www.personed.o.uk Person Edution Limited 2014 ll rights reserved.
More informationAutomatic Strategy Verification for Hex
utomti Strtegy Verifition for Hex Ryn B. Hywrd, Broderik rneson, nd Philip Henderson Deprtment of Computing Siene, University of lert, Edmonton, Cnd {hywrd,roderi,ph}@s.ulert. strt. We present onise nd/or-tree
More informationA Low Power Parallel Sequential Decoder for Convolutional Codes
Int. J. Com. Dig. Sys. 2, No. 2, 95-(23) 95 Interntionl Journl of Computing n Digitl Systems http://x.oi.org/.2785/ijs/226 @ 23 UOB SPC, University of Bhrin A Low Power Prllel Sequentil Deoer for Convolutionl
More informationA New Control for Series Compensation of UPQC to Improve Voltage Sag/Swell
AUT Journl of Modeling nd Simultion AUT J. Model. Simul., 49()(7)7584 DOI:.6/misj.6.843 A New Control for Series Compenstion of to Improve oltge Sg/Swell M. Torin Esfhni, nd B. hidi Dept. of Eletril Engineering,
More informationDIGITAL multipliers [1], [2] are the core components of
World Acdemy of Science, Engineering nd Technology 9 8 A Reduced-Bit Multipliction Algorithm for Digitl Arithmetic Hrpreet Singh Dhillon nd Ahijit Mitr Astrct A reduced-it multipliction lgorithm sed on
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies
More informationA Highly Interactive Pedigree Viewer
A Highly Intertive Pedigree Viewer Joe Mrtel, Json Butterfield, Grnt Skousen, Dn Lwyer, Judy Rie Fmily nd Churh History Deprtment Astrt Viewing lrge mounts of pedigree fmily tree dt n e hllenge. Mny urrent
More informationChanging the routing protocol without transient loops
Chnging the routing protool without trnsient loops Nny Rhkiy, Alexnre Guitton To ite this version: Nny Rhkiy, Alexnre Guitton. Chnging the routing protool without trnsient loops. Computer Communitions,
More informationThe PWM switch model introduced by Vatché Vorpérian in 1986 describes a way to model a voltage-mode switching converter with the VM-PWM switch model.
The PWM swith model introdued by Vthé Vorpérin in 1986 desribes wy to model voltge-mode swithing onverter with the VM-PWM swith model. The lrge-signl model is equivlent to d trnsformer whose turns rtio
More informationMacroscopic and Microscopic Springs Procedure
Mrosopi nd Mirosopi Springs Proedure OBJECTIVE Purpose In this l you will: investigte the spring-like properties of stright wire, disover the strethiness of mteril, independent of the size nd shpe of n
More informationStudy of WiMAX Based Communication Channel Effects on the Ciphered Image Using MAES Algorithm
Stuy of WiMAX Bse Communition Chnnel Effets on the Ciphere Imge Using MAES Algorithm Ahme G. Wy, Slim M. Wi, Hyer J. Mohmme Ali A. Aullh Communitions Tehs. Engineering Deprtment, Al-Furt Alwst Tehnil University,
More informationComparison of SVPWM and SPWM Techniques for Back to Back Converters in PSCAD
, 35 Otoer, 03, Sn Frniso, USA Comprison of SVPWM nd SPWM Tehniques for Bk to Bk Converters in PSCAD Agustin Hernndez, Ruen Tpi, Memer, IAENG, Omr Aguilr, nd Ael Gri Astrt This rtile presents the simultion
More informationMulti-beam antennas in a broadband wireless access system
Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,
More informationISM-PRO SOFTWARE DIGITAL MICROSCOPE OPERATION MANUAL
MN-ISM-PRO-E www.insize.om ISM-PRO SOFTWARE DIGITAL MICROSCOPE OPERATION MANUAL Desription Clik Next. As the following piture: ISM-PRO softwre is for ISM-PM00SA, ISM-PM600SA, ISM- PM60L digitl mirosopes.
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More informationLecture 16. Double integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.
Leture 16 Double integrls Dn Nihols nihols@mth.umss.edu MATH 233, Spring 218 University of Msshusetts Mrh 27, 218 (2) iemnn sums for funtions of one vrible Let f(x) on [, b]. We n estimte the re under
More informationDigitally Demodulating Binary Phase Shift Keyed Data Signals
Digitally Demodulating Binary Phase Shift Keyed Signals Cornelis J. Kikkert, Craig Blakburn Eletrial and Computer Engineering James Cook University Townsville, Qld, Australia, 4811. E-mail: Keith.Kikkert@ju.edu.au,
More informationAsynchronous Circuits
Asynhronous Ciruits Mithm Shms Deprtment of Eletril nd Computer Engineering University ofwterloo, Wterloo, Ont, CANADA Jo C. Eergen Sun Mirosystems Lortories Mountin View, CA, USA Mohmed I. Elmsry Deprtment
More informationChapter 2 Literature Review
Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest
More informationarxiv: v2 [cs.sy] 16 Nov 2012
IEEE Personl use of this mteril is permitted Permission from IEEE must e otined for ll other uses, in ny urrent or future medi, inluding reprinting/repulishing this mteril for dvertising or promotionl
More informationSwitching Algorithms for the Dual Inverter fed Open-end Winding Induction Motor Drive for 3-level Voltage Space Phasor Generation
S.Srinivs et l: Swithing Algorithms for the Dul Inverter fed... Swithing Algorithms for the Dul Inverter fed Open-end Winding Indution Motor Drive for 3-level Voltge Spe Phsor Genertion S. Srinivs nd V..
More informationIMPACCT: Methodology and Tools for Power-Aware Embedded Systems
IMPCCT: Methodolog nd Tools for Power-wre Emedded Sstems Pi H. Chou, Jinfeng Liu, Dein Li, Nder Bgherzdeh, Deprtment of Eletril & Computer Engineering Universit of Cliforni, Irvine, C 92697-2625 US {hou,jinfengl,dli,nder}@ee.ui.edu
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationAdaptive Droop Control Shunt Active Filter and Series AC Capacitor Filter for Power Quality Improvement in Power System
ville online t: http://www.ijmtst.om/neeses17.html Speil Issue from nd Ntionl onferene on omputing, Eletril, Eletronis nd Sustinle Energy Systems, 6 th 7 th July 17, Rjhmundry, Indi dptive Droop ontrol
More informationDesign and implementation of a high-speed bit-serial SFQ adder based on the binary decision diagram
INSTITUTE OFPHYSICS PUBLISHING Supercond. Sci. Technol. 16 (23) 1497 152 SUPERCONDUCTORSCIENCE AND TECHNOLOGY PII: S953-248(3)67111-3 Design nd implementtion of high-speed it-seril SFQ dder sed on the
More informationMultivariable integration. Multivariable integration. Iterated integration
Multivrible integrtion Multivrible integrtion Integrtion is ment to nswer the question how muh, depending on the problem nd how we set up the integrl we n be finding how muh volume, how muh surfe re, how
More informationINSTALLATION & OPERATION INSTRUCTIONS LEVER HANDLE LOCKSETS.
INSTALLATION & OPERATION INSTRUCTIONS FOR LEVER HANDLE LOCKSETS 999-00333E_EN FOR BRINKS HOME SECURITY INTERIOR LOCKING & NON-LOCKING LEVER HANDLE LOCKSETS. FITS DOORS 1-3/8" (35 mm) TO 1-3/4" (45 mm)
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationA Novel SVPWM Technology Used in PWM Rectifiers of WPGS
Reserh Journl of Applie Sienes, Engineering n Tehnology 5(1): 4-45, 13 ISSN: 4-7459; e-issn: 4-747 Mxwell Sientifi Orgniztion, 13 Sumitte: Otoer, 1 Aepte: Novemer 9, 1 Pulishe: April 3, 13 A Novel SPWM
More informationCHAPTER 3 BER EVALUATION OF IEEE COMPLIANT WSN
CHAPTER 3 EVALUATIO OF IEEE 8.5.4 COMPLIAT WS 3. OVERVIEW Appliations of Wireless Sensor etworks (WSs) require long system lifetime, and effiient energy usage ([75], [76], [7]). Moreover, appliations an
More informationABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationMcAfee Network Security Platform
M-6030 Sensor Quik Strt Guide Revision B MAfee Network Seurity Pltform This Quik Strt Guide explins how to quikly set up nd tivte your MAfee Network Seurity Pltform [formerly MAfee IntruShield ] M-6030
More informationTHe overall performance and the cost of the heating
Journl of Eletril Engineering Spe etor Modultion For Three Phse ndution Dieletri Heting Y B Shukl nd S K Joshi Deprtment of Eletril Engineering The M.S.University of Brod dodr, ndi, e-mil : yshukl@yhoo.om,
More information10.4 AREAS AND LENGTHS IN POLAR COORDINATES
65 CHAPTER PARAMETRIC EQUATINS AND PLAR CRDINATES.4 AREAS AND LENGTHS IN PLAR CRDINATES In this section we develop the formul for the re of region whose oundry is given y polr eqution. We need to use the
More informationThe Effects of Interference Suppression by a Reconfigurable Structure at DSSS-DPSK Receiver
494 N. MIOŠEVIĆ, Z. NIKOIĆ, B. DIMITRIJEVIĆ, B. NIKOIĆ, THE EFFECTS OF INTERFERENCE SUPPRESSION The Effets of Interferene Suppression y Reonfigure Struture t DSSS-DPSK Reeiver Nend MIOŠEVIĆ, Zori NIKOIĆ,
More informationComparison of Geometry-Based Transformer Iron- Core Models for Inrush-Current and Residual-Flux Calculations
omprison of Geometry-Bsed Trnsformer Iron- ore Models for Inrush-urrent nd Residul-Flux lultions R. Yonezw, T. Nod Astrt--When trnsformer is energized, oltge drop is osered due to the inrush urrents. An
More informationMODELING OF SEPIC FED PMBLDC MOTOR FOR TORQUE RIPPLE MINIMIZATION
ODEING OF SEPIC FED PBDC OOR FOR ORQUE RIPPE INIIZAION N.kshmipriy.E.,Assistnt Professor Deprtment of EEE Jy Shrirm Group of Institution, irupur, Indi lkshmipriyme9@gmil.om S.nivel.E.,Assistnt Professor
More informationInteraction Analysis in Islanded Power Systems with HVDC Interconnections
3rd Interntionl Hyrid Power Systems Workshop Tenerife, Spin 8 9 My 218 Intertion Anlysis in Islnded Power Systems with HVDC Interonnetions Crlos Colldos-Rodríguez, Edurdo Prieto-Arujo, Mr Cheh-Mne, Rird
More informationFlexible Folded FIR Filter Architecture
Flexible Folded FIR Filter Arhiteture I. Milentijevi, V. Ciri, O. Vojinovi Abstrat - Configurable folded bit-plane arhiteture for FIR filtering that allows programming of both number of taps and oeffiient
More informationSimulation of a zero-sequence relay for a distribution network with EMTP-RV Discrimination between fault current and magnetizing inrush current
imultion of zero-sequene rely for distriution network with MTP-RV Disrimintion etween fult urrent nd mgnetizing inrush urrent M. Petit, P. Bstrd Astrt-- The zero-sequene relys re widely used to protet
More informationMcAfee Network Security Platform
M-2750 Sensor Quik Strt Guide Revision B MAfee Network Seurity Pltform This Quik Strt Guide explins how to quikly set up nd tivte your MAfee Network Seurity Pltform M-2750 Sensor in in-line mode. Cling
More informationArea-Time Efficient Digit-Serial-Serial Two s Complement Multiplier
Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationDynamic analysis of inverter dominated unbalanced LV micro-grids
Dynmi nlysis of inverter dominted unlned LV miro-grids N. L. Soultnis, A. I. Tsouhniks, N. D. Htzirgyriou, J. Mhseredjin Astrt This pper presents simultion of the dynmi ehvior of low voltge miro-grids
More informationSupervisory control synthesis for a patient support system
Supervisory ontrol synthesis for ptient support system R.J.M. Theunissen, R.R.H. Shiffelers, D.A. vn Beek, nd J.E. Rood Astrt Supervisory ontrol theory (SCT) provides forml pproh to supervisory ontroller
More informationModule 5 Carrier Modulation. Version 2 ECE IIT, Kharagpur
Module 5 Carrier Modulation Version ECE II, Kharagpur Lesson 5 Quaternary Phase Shift Keying (QPSK) Modulation Version ECE II, Kharagpur After reading this lesson, you will learn about Quaternary Phase
More information8.1. The Sine Law. Investigate. Tools
8.1 Te Sine Lw Mimi 50 ermud Tringle ermud 1600 km Sn Jun 74 Puerto Rio Te ermud Tringle, in te nort tlnti Oen, is te lotion of severl unexplined plne nd sip disppernes. Vrious teories ve een suggested
More informationMODEL 351 POWERGLIDE SERIES INSTRUCTIONS FOR INSTALLING SARGENT DOOR CLOSERS WITH "H" HOLDER ARMS
MODEL POWERGLIDE SERIES INSTRUTIONS FOR INSTLLING SRGENT LOSERS WITH "H" HOLDER S SERIES NON SIZED DJUSTLE SIZES THRU 6 UTION: FILURE TO INSTLL OR DJUST PROPERLY MY RESULT IN INJURY OR DMGE. FOR SSISTNE,
More informationTriangles and parallelograms of equal area in an ellipse
1 Tringles nd prllelogrms of equl re in n ellipse Roert Buonpstore nd Thoms J Osler Mthemtics Deprtment RownUniversity Glssoro, NJ 0808 USA uonp0@studentsrownedu osler@rownedu Introduction In the pper
More informationRWM4400UH High Performance Hand Held Wireless Microphone System
CH 1 CH 2 CH 3 CH 4 UHF QUAD VOLUME MAX VOLUME MAX VOLUME MAX VOLUME RWM 4400UH MIN MIN MIN CHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 4 RWM4400UH High Performne Hnd Held Wireless Mirophone System OWNER S MANUAL
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationAnalysis of a Modified RC4 Algorithm
International Journal of Computer Appliations (0975 8887) Analysis of a Modified RC4 Algorithm T.D.B Weerasinghe MS.Eng, BS.Eng (Hons), MIEEE, AMIE (SL) Software Engineer IFS R&D International, 363, Udugama,
More informationModeling and Control of a Six-Switch Single-Phase Inverter Christopher L. Smith. Electrical Engineering
Modeling nd Control of Six-Swith Single-Phse Inverter Christopher. Smith Thesis sumitted to the Fulty of the irgini Polytehni Institute nd Stte University in prtil fulfillment of the requirements for the
More informationEfficient and Resilient Key Discovery based on Pseudo-Random Key Pre-Deployment
Efficient nd Resilient Key Discovery sed on Pseudo-Rndom Key Pre-Deployment p. 1 Efficient nd Resilient Key Discovery sed on Pseudo-Rndom Key Pre-Deployment Roerto Di Pietro, Luigi V. Mncini, nd Alessndro
More informationComparison of Minimising Total Harmonic Distortion with PI Controller, Fuzzy Logic Controller, BFO- fuzzy Logic Controlled Dynamic Voltage Restorer
Interntionl Journl of Eletroni nd Eletril Engineering. ISSN 974-274, Volume 7, Numer 3 (24), pp. 299-36 Interntionl Reserh Pulition House http://www.irphouse.om omprison of Minimising Totl Hrmoni Distortion
More informationParsing Permutation Phrases
Under onsidertion for pulition in J. Funtionl Progrmming 1 F U N C T I O N A L P E A R L Prsing Permuttion Phrses ARTHUR I. BAARS, ANDRES LÖH nd S. DOAITSE SWIERSTRA Institute of Informtion nd Computing
More informationProposed Cable Tables for SAS2
Tle 50 Requirements for internl le ssemlies using SASDrive onnetors n kplnes. Requirement, Units 1,5 Gps 3Gps 6 Gps Bulk le or kplne:, Differentil impene ohm 100 ± 10 100 g Common-moe impene ohm 32,5 ±
More informationCapacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator
Capaitor Voltage Control in a Casaded Multilevel Inverter as a Stati Var Generator M. Li,J.N.Chiasson,L.M.Tolbert The University of Tennessee, ECE Department, Knoxville, USA Abstrat The widespread use
More informationEE Controls Lab #2: Implementing State-Transition Logic on a PLC
Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationExercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION
Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You
More informationA COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE
A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITH-ISY-EX--05/3698--SE
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More information